Instructions and packages for Zybo compatibility to Pynq
☆16Dec 10, 2018Updated 7 years ago
Alternatives and similar repositories for PYNQ4Zybo
Users that are interested in PYNQ4Zybo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.☆16Jan 13, 2016Updated 10 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- Light Cube using PYNQ☆10Aug 4, 2018Updated 7 years ago
- The reference platform described in this report, uses a Xilinx ZYNQ-7000 hardware platform ZC702 as the real-time processing element appl…☆10Aug 22, 2016Updated 9 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆32Nov 8, 2025Updated 7 months ago
- Canny Edge detector algorith optimized on the Programmable Logic (HW) of the Zynq-7000 FPGA Architecture☆13Jun 3, 2020Updated 6 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 7 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- IIoT-SPYN gives users the ability to control, monitor, capture data, visualize and analyze industrial grade motors☆46Mar 19, 2020Updated 6 years ago
- ☆11Dec 8, 2018Updated 7 years ago
- An Open Source FPGA GroestlCoin Miner☆10Feb 11, 2018Updated 8 years ago
- Colecciones para el tutorial Electrónica digital para Makers con FPGAs Libres☆11Dec 4, 2018Updated 7 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15May 27, 2018Updated 8 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆48Jan 14, 2021Updated 5 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11May 20, 2022Updated 4 years ago
- PYNQ-Based MNIST with Tensorflow Lite☆21Feb 21, 2025Updated last year
- ☆15Sep 19, 2019Updated 6 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 9 months ago
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆17Nov 11, 2022Updated 3 years ago
- FreeRTOS v9.0.0 configured for a STM32F103VC (VCT6)☆16Apr 27, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Nov 4, 2022Updated 3 years ago
- Disable aggressive CPU thermal throttling on MacOS Big Sur or later ?☆13May 31, 2022Updated 4 years ago
- This repository contains a collection of scripts that automatically configure a development Jamf Pro server on macOS.☆10Aug 30, 2017Updated 8 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 7 years ago
- ☆13Oct 10, 2016Updated 9 years ago
- verilog example to drive PCM5102 DAC with FPGA☆19Apr 30, 2018Updated 8 years ago
- FPGA implementation of a handwritten digit recognition system based on k-nearest-neighbors (k-NN) classifier algorithm.☆21Apr 3, 2018Updated 8 years ago
- Wide Bandwidth low noise amplifier 20Hz-20MHz 20/40dB☆11Oct 16, 2019Updated 6 years ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Ipipe patched kernel 4.9.80 source with xenomai 3 for raspberry pi 2, 3 (include 3b+)☆16Sep 11, 2018Updated 7 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- Testing FPGA2SDRAM interface on Altera Cyclone V SoC☆14May 12, 2015Updated 11 years ago
- M-VAVE Chocolate MIDI Controller SysEx☆12Jun 27, 2024Updated last year
- Music IR Library for Python☆13Nov 18, 2015Updated 10 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- A GUI front-end for creating MMA files☆19Sep 24, 2019Updated 6 years ago