xobs / netv2-fpga
FPGA code for NeTV2
☆12Updated 6 years ago
Alternatives and similar repositories for netv2-fpga:
Users that are interested in netv2-fpga are comparing it to the libraries listed below
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆28Updated 4 years ago
- PCIe analyzer experiments☆52Updated 4 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 8 years ago
- Open Source Hardware Designs for working with DisplayPort and intercepting AUX signals.☆16Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Tool to fetch and parse data about Efabless MPW projects☆16Updated 2 years ago
- VexRiscV system with GDB-Server in Hardware☆20Updated last year
- Verilog uart receiver and transmitter modules for De0 Nano☆18Updated 10 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- C native app that takes an EXE file, automatically figures out all the DLL dependencies, and copies them next to the EXE.☆12Updated last year
- LiteX based FPGA gateware for Thunderscope.☆25Updated last year
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- Info and example projects for the SQRL Acorn FPGA board☆10Updated 2 years ago
- Waveform Generator☆11Updated 2 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- Program Lattice MachXO2/3 with CircuitPython☆12Updated 5 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Updated 3 years ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆16Updated 8 years ago
- TMDS encoding tools☆15Updated 7 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- USB 1.1 Device IP Core☆20Updated 7 years ago
- Demo board for TT4 and beyond☆20Updated 2 weeks ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Amaranth HDL libary for building USB-capable SoC designs.☆20Updated 2 weeks ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- USB capture IP☆20Updated 4 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago