Alternatives and similar repositories for netv2-fpga

Users that are interested in netv2-fpga are comparing it to the libraries listed below

• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆30Updated 2 months ago
• enjoy-digital / pcie_analyzer
  PCIe analyzer experiments
  ☆63Updated 5 years ago
• mattvenn / efabless_project_tool
  Tool to fetch and parse data about Efabless MPW projects
  ☆15Updated 2 years ago
• ultraembedded / riscv_sbc
  A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.
  ☆30Updated 5 years ago
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆39Updated 2 years ago
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆38Updated 2 years ago
• www-asics-ws / usb1_device
  USB 1.1 Device IP Core
  ☆21Updated 8 years ago
• lambdaconcept / usbsniffer
  Gateware for USB2Sniffer
  ☆30Updated 4 years ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆19Updated 2 years ago
• mithro / displayport-hardware-hacking
  Open Source Hardware Designs for working with DisplayPort and intercepting AUX signals.
  ☆19Updated 6 years ago
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆35Updated 4 years ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆25Updated 7 years ago
• lambdaconcept / lambdasoc
  ☆44Updated 9 months ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆52Updated 2 years ago
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆42Updated 11 months ago
• BLangOS / VexRiscV_with_HW-GDB_Server
  VexRiscV system with GDB-Server in Hardware
  ☆21Updated 2 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆66Updated last month
• xobs / valentyusb
  USB Full-Speed core written in migen/LiteX
  ☆12Updated 6 years ago
• xobs / lxbuildenv
  Simplified environment for litex
  ☆14Updated 5 years ago
• jevinskie / liteluna
  LiteX LUNA USB stack integration
  ☆14Updated 3 years ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆31Updated 4 years ago
• enjoy-digital / thunderscope
  LiteX based FPGA gateware for Thunderscope.
  ☆28Updated last year
• j-marjanovic / ocs-tray-mezzanine-adapter
  PCIe adapter for an FPGA accelerator for Open CloudServer
  ☆24Updated 5 years ago
• gregdavill / ecpprog
  Programmer for the Lattice ECP5 series, making use of FTDI based adaptors
  ☆90Updated last year
• ultraembedded / core_usb_sniffer
  USB capture IP
  ☆23Updated 5 years ago
• FPGAwars / toolchain-icestorm
  Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS
  ☆38Updated 3 years ago
• pergola-fpga / pergola
  Low-cost ECP5 FPGA development board
  ☆80Updated 5 years ago
• tomverbeure / ecp5_jtag
  Use ECP5 JTAG port to interact with user design
  ☆32Updated 4 years ago
• emard / esp32ecp5
  micropython ESP32 programmer/flasher for ECP5 JTAG
  ☆74Updated 3 months ago
• Blinkinlabs / QL-EOS-S3-breakout
  ☆12Updated 4 years ago