xobs / netv2-fpga

Related projects ⓘ

Alternatives and complementary repositories for netv2-fpga

• ultraembedded / riscv_sbc
  A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.
  ☆27Updated 4 years ago
• bunnie / netv2-fpga-basic-overlay
  Vivado design for basic NeTV2 FPGA with chroma-based overlay
  ☆20Updated 7 years ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆15Updated last year
• cyrozap / python-boundary-scan-tools
  Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.
  ☆16Updated 8 years ago
• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆28Updated 11 months ago
• mithro / displayport-hardware-hacking
  Open Source Hardware Designs for working with DisplayPort and intercepting AUX signals.
  ☆15Updated 5 years ago
• mng2 / AcornCLE215p
  Info and example projects for the SQRL Acorn FPGA board
  ☆10Updated 2 years ago
• stffrdhrn / uart
  Verilog uart receiver and transmitter modules for De0 Nano
  ☆18Updated 10 years ago
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆51Updated last year
• ylm / nibblecpu
  Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition
  ☆10Updated 2 years ago
• GuzTech / shdl6800
  shdl6800: A 6800 processor written in SpinalHDL
  ☆26Updated 4 years ago
• azonenberg / jtaghal
  JTAG Hardware Abstraction Library
  ☆36Updated last year
• ultraembedded / core_usb_bridge
  USB -> AXI Debug Bridge
  ☆35Updated 3 years ago
• freecores / mmuart
  Simple RS232 UART
  ☆12Updated 8 years ago
• mattvenn / efabless_project_tool
  Tool to fetch and parse data about Efabless MPW projects
  ☆16Updated last year
• ultraembedded / core_usb_sniffer
  USB capture IP
  ☆19Updated 4 years ago
• semify-eda / waveform-generator
  Waveform Generator
  ☆11Updated 2 years ago
• tomverbeure / sidechan
  Side channel communication test within an FPGA
  ☆11Updated 4 years ago
• bvernoux / mingw-bundledlls
  C native app that takes an EXE file, automatically figures out all the DLL dependencies, and copies them next to the EXE.
  ☆12Updated last year
• grayresearch / s4ga
  a small simple slow serial FPGA core
  ☆16Updated 3 years ago
• enjoy-digital / pcie_analyzer
  PCIe analyzer experiments
  ☆45Updated 4 years ago
• andrewattwood / fuserisc
  Dual RISC-V DISC with integrated eFPGA
  ☆15Updated 3 years ago
• jevinskie / liteluna
  LiteX LUNA USB stack integration
  ☆13Updated 2 years ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆24Updated 6 years ago
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆27Updated 3 years ago
• www-asics-ws / usb1_device
  USB 1.1 Device IP Core
  ☆18Updated 7 years ago
• jevinskie / General-Slow-DDR3-Interface
  A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
  ☆12Updated last year
• hackocopter / SWD-Hacking
  Various projects aiming at unlocking and programming the MINI54ZAN microcontroller
  ☆18Updated 4 years ago
• franzflasch / leiwand_rv32
  RISC-V RV32I CPU written in verilog
  ☆10Updated 4 years ago