pmezydlo / BeagleWire
This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017
☆45Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for BeagleWire
- ICE40 FPGA Cape for Beaglebone☆49Updated 4 years ago
- ICE40 8K FPGA / STM32F4 development system☆59Updated 7 years ago
- ☆57Updated last year
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- ☆23Updated 9 years ago
- PMOD boards for ULX3S☆40Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆103Updated 3 years ago
- ice40 USB Analyzer☆57Updated 4 years ago
- UPDuino v1.0 - PCB Design Files, Designs, Documentation☆21Updated 6 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆54Updated last year
- Small, but powerful FPGA development board based on the Lattice ECP5.☆72Updated 5 years ago
- ☆40Updated 4 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 4 years ago
- Bootloader for Fomu☆100Updated last year
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆60Updated 8 months ago
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆66Updated last year
- Software, Firmware and documentation for the myStorm BlackIce-II board☆68Updated 3 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆98Updated 3 years ago
- Upduino v2 with the ice40 up5k FPGA demos☆78Updated last year
- Efficient implementations of the transcendental functions☆25Updated 7 years ago
- A simple script to build open-source FPGA tools.☆53Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- Open Source ZYNQ Board☆30Updated 9 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 2 years ago
- Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library.☆17Updated 6 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆27Updated 5 years ago
- Block probes for Icestudio => Sigrok integration (with Pulseview GUI)☆32Updated 4 months ago