abnoname / iceZ0mb1eLinks
FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC
☆58Updated 2 years ago
Alternatives and similar repositories for iceZ0mb1e
Users that are interested in iceZ0mb1e are comparing it to the libraries listed below
Sorting:
- Z80 CPU for OpenFPGAs, with Icestudio☆81Updated last year
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆48Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated this week
- mystorm sram test☆27Updated 7 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Updated 6 years ago
- Simple fixed-cycle SDRAM Controller☆27Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆26Updated 3 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆77Updated 2 years ago
- ☆21Updated 3 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- Portable HyperRAM controller☆55Updated 6 months ago
- DVI PMOD adapter (HDMI connector)☆28Updated 4 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- UPduino☆27Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- ☆45Updated 2 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago