stffrdhrn / adc_interface
Verilog ADC interface for adc128s022 found in De0 Nano
☆13Updated 9 years ago
Alternatives and similar repositories for adc_interface:
Users that are interested in adc_interface are comparing it to the libraries listed below
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆38Updated 3 years ago
- ☆40Updated 3 years ago
- A reference book on System-on-Chip Design☆25Updated 11 months ago
- Matrix Multiply and Accumulate unit written in System Verilog☆10Updated 6 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 3 years ago
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆33Updated 10 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆15Updated 4 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆16Updated this week
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆29Updated last year
- SystemVerilog Logger☆17Updated 2 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆32Updated 7 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 4 months ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Updated 7 years ago
- ☆21Updated 5 months ago
- Open FPGA Modules☆23Updated 5 months ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆15Updated 3 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆72Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆58Updated 4 months ago
- ☆10Updated 11 months ago
- Slides and material for Xilinx bootcamp☆20Updated 3 years ago