stffrdhrn / adc_interface
Verilog ADC interface for adc128s022 found in De0 Nano
☆12Updated 9 years ago
Related projects ⓘ
Alternatives and complementary repositories for adc_interface
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Updated 6 years ago
- A CIC filter implemented in Verilog☆21Updated 9 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆32Updated 6 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆44Updated 3 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Updated 6 years ago
- Extensible FPGA control platform☆54Updated last year
- ☆29Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- RISC V core implementation using Verilog.☆25Updated 3 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆15Updated last year
- altera DE 0 Nano work☆9Updated 9 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆34Updated 3 years ago
- Verilog IP Cores & Tests☆11Updated 6 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Triple Modular Redundancy☆24Updated 5 years ago
- Wishbone interconnect utilities☆37Updated 5 months ago
- ☆10Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- ☆26Updated last year
- ☆19Updated this week
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆14Updated 3 months ago
- FIR,FFT based on Verilog☆13Updated 6 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆29Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆26Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆31Updated 2 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago