Verilog ADC interface for adc128s022 found in De0 Nano
☆15Jul 7, 2015Updated 11 years ago
Alternatives and similar repositories for adc_interface
Users that are interested in adc_interface are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UART serial interface on DE0-Nano☆11May 24, 2015Updated 11 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆13Feb 2, 2022Updated 4 years ago
- Verilog uart receiver and transmitter modules for De0 Nano☆19Oct 24, 2014Updated 11 years ago
- A virtual ternary OISC machine (One Instruction Set Computer) inspired by 1950s Soviet hardware☆10Oct 29, 2020Updated 5 years ago
- coreless esp32 controlled drone☆11Mar 17, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Full Arduino based WIFI controlled drone. Build with single PCB.☆12Dec 8, 2020Updated 5 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- A low-level socket i/o implementation providing networking capabilities to CLIPS-based Rules Engines☆14Sep 11, 2025Updated 10 months ago
- ☆11Jun 19, 2018Updated 8 years ago
- MOVING TO: https://github.com/cirosantilli/cirosantilli.github.io/ SEE README. Because sometimes you just want to simulate single prokary…☆19Jul 30, 2020Updated 5 years ago
- Expert system in Lisp - somewhat CLIPS-compatible Common Lisp expert system building tool☆22Jan 19, 2014Updated 12 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- ☆10Aug 20, 2019Updated 6 years ago
- Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)☆30Nov 29, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆44Jun 6, 2021Updated 5 years ago
- Vstream - Video Analytics pipeline with Hardware based accelerations (dev - stage)☆10Feb 2, 2024Updated 2 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆17Aug 4, 2021Updated 4 years ago
- Notes, codes and resources for the course Computer Organisation and Architecture, IIT Kharagpur☆14Nov 11, 2019Updated 6 years ago
- Autonomous Rover using ROS☆12Aug 24, 2016Updated 9 years ago
- COULD-coding-with-NodeMCU☆12Jun 5, 2015Updated 11 years ago
- ☆18Jan 28, 2018Updated 8 years ago
- MUD Server written in Prolog using Forward chaining☆29Feb 6, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆15Jul 21, 2022Updated 3 years ago
- Content for my 'learning-arduino' blog☆17Jan 27, 2014Updated 12 years ago
- This project is my attempt to control a cheap sweeping robot with an added servo using an esp32-cam micro controller and ROS.☆19Mar 14, 2021Updated 5 years ago
- Open Analog Design Environment☆26May 19, 2023Updated 3 years ago
- Legacy Source Code for Dragino Yun firmware with ver 1.3.x☆16Jan 16, 2015Updated 11 years ago
- ☆30Mar 22, 2026Updated 3 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆25Jan 20, 2021Updated 5 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆21Feb 16, 2022Updated 4 years ago
- NXP S32K144-EVB-FreeRTOS☆25Oct 16, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- NuMaker UNO board package for Arduino IDE☆13Nov 26, 2025Updated 7 months ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆37Aug 28, 2025Updated 10 months ago
- Co-processor for whole genome alignment☆13Jun 6, 2020Updated 6 years ago
- Base code for the Arduino compatible "Modules & Jumper Wires" data logger described on the project blog. While the overall data bufferin…☆12Jan 19, 2021Updated 5 years ago
- Portland Data Science Group (Obsolete 03/12/2018)☆15Mar 13, 2018Updated 8 years ago
- Converter for SerialDebug. Convert standard Serial.prints to SerialDebug library☆13Mar 23, 2019Updated 7 years ago
- ☆12Apr 19, 2022Updated 4 years ago