Oguzhanka / Digital-Signal-OscilloscopeLinks
Implementation of a fully-functional digital signal oscilloscope written in Verilog HDL. Tested on a DE-1 SoC 5CSEMA5F31C6 FPGA board. Uses a VGA monitor for displaying.
☆20Updated 2 years ago
Alternatives and similar repositories for Digital-Signal-Oscilloscope
Users that are interested in Digital-Signal-Oscilloscope are comparing it to the libraries listed below
Sorting:
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆74Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆74Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- Audio controller (I2S, SPDIF, DAC)☆89Updated 6 years ago
- Delta Sigma DAC FPGA☆44Updated 7 months ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆64Updated 2 months ago
- A collection of phase locked loop (PLL) related projects☆110Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆65Updated last week
- A series of CORDIC related projects☆114Updated 10 months ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆65Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆120Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆54Updated 2 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- IP operations in verilog (simulation and implementation on ice40)☆60Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆63Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆65Updated 3 years ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago