Oguzhanka / Digital-Signal-OscilloscopeLinks
Implementation of a fully-functional digital signal oscilloscope written in Verilog HDL. Tested on a DE-1 SoC 5CSEMA5F31C6 FPGA board. Uses a VGA monitor for displaying.
☆20Updated 2 years ago
Alternatives and similar repositories for Digital-Signal-Oscilloscope
Users that are interested in Digital-Signal-Oscilloscope are comparing it to the libraries listed below
Sorting:
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- Audio controller (I2S, SPDIF, DAC)☆91Updated 6 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Updated last year
- A collection of phase locked loop (PLL) related projects☆115Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆77Updated 3 years ago
- Delta Sigma DAC FPGA☆46Updated 10 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆126Updated 4 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 3 years ago
- A series of CORDIC related projects☆120Updated last year
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆75Updated last week
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆81Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆74Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆84Updated last year
- Basic USB-CDC device core (Verilog)☆84Updated 4 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆106Updated this week
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆70Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆60Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆85Updated 2 months ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆34Updated 5 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Updated this week
- Projects published on controlpaths.com and hackster.io☆42Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆85Updated last year
- USB serial device (CDC-ACM)☆43Updated 5 years ago
- ☆30Updated 4 years ago