Basic Simulink Blocks for modeling CDRs and PLLs
☆15Apr 25, 2020Updated 6 years ago
Alternatives and similar repositories for Wireline-Simulink
Users that are interested in Wireline-Simulink are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Apr 25, 2020Updated 6 years ago
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆14Apr 25, 2020Updated 6 years ago
- GPTIPS2F: Symbolic Regression toolbox for MATLAB evolved☆11Updated this week
- ☆28Jul 2, 2024Updated last year
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆39Apr 23, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆72Apr 9, 2018Updated 8 years ago
- TBD☆15Feb 6, 2025Updated last year
- Model SAR ADC with python!☆22Jul 8, 2022Updated 3 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆15Jan 10, 2026Updated 3 months ago
- All Digital Phase-Locked Loop☆13May 22, 2023Updated 2 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Apr 14, 2026Updated 2 weeks ago
- All Digital Phase-Locked Loop (ADPLL)☆33Jan 16, 2024Updated 2 years ago
- APB master and slave developed in RTL.☆24Oct 25, 2025Updated 6 months ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Paradox Game data file parser☆12Aug 7, 2020Updated 5 years ago
- ☆16Feb 5, 2026Updated 2 months ago
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆12Oct 20, 2025Updated 6 months ago
- 用AI从0开始制作“研究生模拟器”小游戏☆43Apr 11, 2026Updated 3 weeks ago
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆15Aug 4, 2021Updated 4 years ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 11 years ago
- Hogge Phase EMFI Detector☆15Jun 16, 2021Updated 4 years ago
- ☆24Apr 25, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆21Dec 31, 2021Updated 4 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 2 years ago
- Wayland-compatible automation for remote streaming using a dummy plug on Linux☆36Feb 21, 2026Updated 2 months ago
- Gaussian noise generator Verilog IP core☆34May 22, 2023Updated 2 years ago
- The reposity is created to export posts on Shuiyuan Forum as markdown documents.☆20Jul 20, 2025Updated 9 months ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆29Jun 12, 2018Updated 7 years ago
- 存档车祸警示录发布的所有下架影片☆13Updated this week
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆86Jun 12, 2023Updated 2 years ago
- MATLAB Vision HDL☆16Jan 17, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- All digital PLL☆27Dec 19, 2017Updated 8 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆35May 28, 2021Updated 4 years ago
- Verilog PCI express components☆26Jun 26, 2023Updated 2 years ago
- ☆19Jul 6, 2023Updated 2 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆211Nov 13, 2024Updated last year
- ECE563 Final Project - FPGA based camera tracking☆18Dec 17, 2013Updated 12 years ago
- C compiler written by C. inspired from 9cc https://github.com/rui314/9cc☆14Jan 5, 2019Updated 7 years ago