Basic Simulink Blocks for modeling CDRs and PLLs
☆17Apr 25, 2020Updated 6 years ago
Alternatives and similar repositories for Wireline-Simulink
Users that are interested in Wireline-Simulink are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Apr 25, 2020Updated 6 years ago
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆14Apr 25, 2020Updated 6 years ago
- Python library for SerDes modelling☆95Jul 18, 2024Updated 2 years ago
- GPTIPS2F: Symbolic Regression toolbox for MATLAB evolved☆11Apr 29, 2026Updated 3 months ago
- ☆40Jul 2, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- TBD☆15Feb 6, 2025Updated last year
- Analog HDL Design Full-stack Agents☆18Jun 8, 2026Updated 2 months ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆74Apr 9, 2018Updated 8 years ago
- Model SAR ADC with python!☆22Jul 8, 2022Updated 4 years ago
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆21May 25, 2024Updated 2 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆17Jan 10, 2026Updated 7 months ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆15Sep 20, 2020Updated 5 years ago
- All Digital Phase-Locked Loop☆14May 22, 2023Updated 3 years ago
- Software implementation of DVB-T2☆17Oct 31, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆13Oct 20, 2025Updated 9 months ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- ☆16Jul 15, 2026Updated 3 weeks ago
- Paradox Game data file parser☆12Aug 7, 2020Updated 6 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆17Aug 4, 2021Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆32Feb 21, 2019Updated 7 years ago
- Link Budget Calculator☆20Mar 22, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Open Source PHY v2☆39Apr 25, 2024Updated 2 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆36May 28, 2021Updated 5 years ago
- StatOpt Tool in Python☆21Updated this week
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- This is a complementary extension to the https://hub.docker.com/r/hpretl/iic-osic-tools Docker image, adding support for RF simulations a…☆17Apr 6, 2026Updated 4 months ago
- APB master and slave developed in RTL.☆27Oct 25, 2025Updated 9 months ago
- Online save editor for the game Shattered Pixel Dungeon☆23Apr 28, 2026Updated 3 months ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 3 years ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 12 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- Hogge Phase EMFI Detector☆15Jun 16, 2021Updated 5 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆16Apr 14, 2026Updated 3 months ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆29Jun 12, 2018Updated 8 years ago
- All Digital Phase-Locked Loop (ADPLL)☆39Jan 16, 2024Updated 2 years ago
- Gaussian noise generator Verilog IP core☆34Jul 5, 2026Updated last month
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 9 months ago