tchancarusone / Wireline-SimulinkLinks
Basic Simulink Blocks for modeling CDRs and PLLs
☆13Updated 5 years ago
Alternatives and similar repositories for Wireline-Simulink
Users that are interested in Wireline-Simulink are comparing it to the libraries listed below
Sorting:
- ☆14Updated 3 weeks ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Open Source PHY v2☆31Updated last year
- Testbenches for HDL projects☆21Updated this week
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- TCL scripts for FPGA (Xilinx)☆34Updated 3 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- Verification IP project for I3C protocol☆20Updated 7 months ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- ☆40Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆30Updated last year
- Generate UVM register model from compiled SystemRDL input☆59Updated last month
- UVM Python Verification Agents Library☆15Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- ☆16Updated 6 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Video Stream Scaler☆40Updated 11 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 5 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆20Updated 4 years ago
- UVM resource from github, run simulation use YASAsim flow☆30Updated 5 years ago