Basic Simulink Blocks for modeling CDRs and PLLs
☆16Apr 25, 2020Updated 6 years ago
Alternatives and similar repositories for Wireline-Simulink
Users that are interested in Wireline-Simulink are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Apr 25, 2020Updated 6 years ago
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆14Apr 25, 2020Updated 6 years ago
- GPTIPS2F: Symbolic Regression toolbox for MATLAB evolved☆11Apr 29, 2026Updated last month
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆41May 17, 2026Updated 3 weeks ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆73Apr 9, 2018Updated 8 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆37Jul 2, 2024Updated last year
- TBD☆15Feb 6, 2025Updated last year
- Model SAR ADC with python!☆22Jul 8, 2022Updated 3 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆16Jan 10, 2026Updated 5 months ago
- All Digital Phase-Locked Loop☆14May 22, 2023Updated 3 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆13Apr 14, 2026Updated last month
- All Digital Phase-Locked Loop (ADPLL)☆35Jan 16, 2024Updated 2 years ago
- APB master and slave developed in RTL.☆25Oct 25, 2025Updated 7 months ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Paradox Game data file parser☆12Aug 7, 2020Updated 5 years ago
- ☆16May 7, 2026Updated last month
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆13Oct 20, 2025Updated 7 months ago
- 用AI从0开始制作“研究生模拟器”小游戏☆44Apr 29, 2026Updated last month
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆17Aug 4, 2021Updated 4 years ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 11 years ago
- Hogge Phase EMFI Detector☆15Jun 16, 2021Updated 4 years ago
- ☆25May 26, 2026Updated 2 weeks ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆21Dec 31, 2021Updated 4 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 2 years ago
- Wayland-compatible automation for remote streaming using a dummy plug on Linux☆42May 24, 2026Updated 2 weeks ago
- Gaussian noise generator Verilog IP core☆34May 22, 2023Updated 3 years ago
- The reposity is created to export posts on Shuiyuan Forum as markdown documents.☆23Jul 20, 2025Updated 10 months ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆29Jun 12, 2018Updated 8 years ago
- 存档车祸警示录发布的所有下架影片☆14Jun 4, 2026Updated last week
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆91Jun 12, 2023Updated 3 years ago
- MATLAB Vision HDL☆16Jan 17, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- All digital PLL☆28Dec 19, 2017Updated 8 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆35May 28, 2021Updated 5 years ago
- Verilog PCI express components☆26Jun 26, 2023Updated 2 years ago
- ☆19Jul 6, 2023Updated 2 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆217Nov 13, 2024Updated last year
- ECE563 Final Project - FPGA based camera tracking☆18Dec 17, 2013Updated 12 years ago
- C compiler written by C. inspired from 9cc https://github.com/rui314/9cc☆14Jan 5, 2019Updated 7 years ago