Basic Simulink Blocks for modeling CDRs and PLLs
☆17Apr 25, 2020Updated 6 years ago
Alternatives and similar repositories for Wireline-Simulink
Users that are interested in Wireline-Simulink are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Apr 25, 2020Updated 6 years ago
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆14Apr 25, 2020Updated 6 years ago
- PAST SHORT COURSES AND TUTORIALS FROM ISSCC.☆19Apr 7, 2024Updated 2 years ago
- Python library for SerDes modelling☆98Jul 18, 2024Updated 2 years ago
- Analog HDL Design Full-stack Agents☆22Jun 8, 2026Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Model SAR ADC with python!☆22Jul 8, 2022Updated 4 years ago
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆21May 25, 2024Updated 2 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆18Jan 10, 2026Updated 9 months ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆16Sep 20, 2020Updated 6 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- All Digital Phase-Locked Loop☆15May 22, 2023Updated 3 years ago
- Python implementation of COM, as per IEEE 802.3-22 Annex 93A.☆20Sep 28, 2026Updated 2 weeks ago
- Software implementation of DVB-T2☆17Oct 31, 2018Updated 7 years ago
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆14Oct 20, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- Mirror of NeTV FPGA Verilog Code☆14Jan 21, 2012Updated 14 years ago
- ☆16Jul 15, 2026Updated 2 months ago
- Paradox Game data file parser☆12Aug 7, 2020Updated 6 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆18Aug 4, 2021Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆35Feb 21, 2019Updated 7 years ago
- Link Budget Calculator☆22Mar 22, 2023Updated 3 years ago
- Open Source PHY v2☆40Apr 25, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆36May 28, 2021Updated 5 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- This is a complementary extension to the https://hub.docker.com/r/hpretl/iic-osic-tools Docker image, adding support for RF simulations a…☆17Aug 18, 2026Updated last month
- Online save editor for the game Shattered Pixel Dungeon☆26Apr 28, 2026Updated 5 months ago
- Hogge Phase EMFI Detector☆15Jun 16, 2021Updated 5 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆17Sep 4, 2026Updated last month
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆29Jun 12, 2018Updated 8 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- Gaussian noise generator Verilog IP core☆35Jul 5, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- APB master and slave developed in RTL.☆31Oct 25, 2025Updated 11 months ago
- All Digital Phase-Locked Loop (ADPLL)☆43Sep 19, 2026Updated 3 weeks ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- 存档车祸警示录发布的所有下架影片☆15Oct 4, 2026Updated last week
- ☆20Jul 6, 2023Updated 3 years ago
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆55Oct 6, 2026Updated last week
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆302Mar 26, 2022Updated 4 years ago