wwagner33 / adpll-vhdl
All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmable Gate Array (FPGA). The code is for the Intel/Altera Cyclone V FPGA.
☆12Updated 3 years ago
Alternatives and similar repositories for adpll-vhdl:
Users that are interested in adpll-vhdl are comparing it to the libraries listed below
- LMS sound filtering by Verilog☆39Updated 4 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆32Updated 2 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆25Updated 3 years ago
- 在FPGA中将图像数据输入到DDR3中，再输送到HDMI接口上进行显示。☆23Updated last year
- 基于Verilog实现的全数字锁相环☆25Updated 3 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆23Updated 7 months ago
- 基于FPGA的三速以太网UDP协议栈设计☆22Updated 10 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆54Updated 5 years ago
- FPGA图像处理仿真平台☆25Updated 2 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆39Updated 8 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆21Updated 4 years ago
- 哈工大软件无线电课设：多相滤波器的原理、实现及其应用，从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果，含答辩PPT、学习笔记和个人总结。☆75Updated 7 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆47Updated 2 years ago
- FPGA☆120Updated 4 years ago
- Implementation of BPSK QPSK ASK and FSK☆13Updated 4 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆121Updated last year
- FIR and LMS filter implementations in FPGAs☆12Updated 5 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆51Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆32Updated 2 years ago
- this repository is vim cfg for verilog.☆43Updated 5 months ago
- NMS_decode☆12Updated 4 years ago
- Pipeline FFT Implementation in Verilog HDL☆92Updated 5 years ago
- ☆10Updated 6 years ago
- Reed Solomon Encoder and Decoder Digital IP☆18Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆52Updated 8 years ago
- Toy OFDM Communication System with FPGA☆11Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆50Updated 2 years ago
- image processing based FPGA☆100Updated 3 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆25Updated 3 years ago