wwagner33 / adpll-vhdlView on GitHub
All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmable Gate Array (FPGA). The code is for the Intel/Altera Cyclone V FPGA.
12Oct 20, 2025Updated 4 months ago

Alternatives and similar repositories for adpll-vhdl

Users that are interested in adpll-vhdl are comparing it to the libraries listed below

Sorting:

Are these results useful?