wwagner33 / adpll-vhdlLinks
All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmable Gate Array (FPGA). The code is for the Intel/Altera Cyclone V FPGA.
☆13Updated 3 years ago
Alternatives and similar repositories for adpll-vhdl
Users that are interested in adpll-vhdl are comparing it to the libraries listed below
Sorting:
- LMS sound filtering by Verilog☆39Updated 5 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆62Updated 7 years ago
- 基于Verilog实现的全数字锁相环☆32Updated 3 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆43Updated 8 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆148Updated last year
- FPGA implementation of pose detection with Kalman filter. (verilog)☆35Updated 3 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆67Updated 2 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆24Updated 11 months ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆22Updated 4 years ago
- 在FPGA中将图像数据输入到DDR3中,再输送到HDMI接口上进行显示。☆27Updated 2 years ago
- NMS_decode☆13Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- FIR and LMS filter implementations in FPGAs☆13Updated 5 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆46Updated 6 years ago
- equalizer code☆60Updated last year
- 数字IC设计 学习笔记☆137Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 6 years ago
- FPGA☆125Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆57Updated 8 years ago
- Pipeline FFT Implementation in Verilog HDL☆119Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆104Updated 11 months ago
- Adaptation of a predistorter (DPD) to linarize a power amplifier (PA) with a comparator in the feedback, based on the direct learning arc…☆10Updated 2 years ago
- ☆11Updated 7 years ago
- PolarDecoders implemented in Verilog. SC, SCL, CA-SCL and CA-PC-SCL are supported.☆7Updated 3 years ago
- Implementation of BPSK QPSK ASK and FSK☆13Updated 4 years ago
- 哈工大软件无线电课设:多相滤波器的原理、实现及其应用,从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果,含答辩PPT、学习笔记和个人总结。☆79Updated 8 years ago
- 最小和算法实现☆10Updated 4 years ago