wwagner33 / adpll-vhdl
All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmable Gate Array (FPGA). The code is for the Intel/Altera Cyclone V FPGA.
☆12Updated 3 years ago
Alternatives and similar repositories for adpll-vhdl:
Users that are interested in adpll-vhdl are comparing it to the libraries listed below
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆24Updated 9 months ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆55Updated 6 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆22Updated 4 years ago
- LMS sound filtering by Verilog☆39Updated 4 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆55Updated 5 years ago
- equalizer code☆53Updated last year
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆27Updated 3 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆42Updated 8 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆62Updated last year
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆49Updated 7 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆28Updated 5 months ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆28Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆33Updated 3 years ago
- ☆30Updated 3 years ago
- MATLAB library of DSP functions for optical communications☆45Updated 2 years ago
- NMS_decode☆11Updated 4 years ago
- Implementation of tappped delay line TDC on FPGA☆13Updated 2 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆153Updated 4 months ago
- ☆11Updated 6 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- 基于Verilog实现的全数字锁相环☆26Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- ☆44Updated 2 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆45Updated 6 years ago
- Maximum likelihood sequence estimation (MLSE) using the Viterbi algorithm☆12Updated 4 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- My code repositry for common use.☆22Updated 3 years ago
- Python library for SerDes modelling☆67Updated 8 months ago
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆16Updated 6 months ago