iic-jku / radio-frequency-integrated-circuitsLinks
RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits
☆26Updated 3 weeks ago
Alternatives and similar repositories for radio-frequency-integrated-circuits
Users that are interested in radio-frequency-integrated-circuits are comparing it to the libraries listed below
Sorting:
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆11Updated 6 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆26Updated 6 years ago
- Repository for system verilog labs from cadence☆14Updated 5 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆25Updated 5 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆29Updated 2 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆38Updated 4 years ago
- Custom IC Design Platform☆44Updated this week
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆35Updated 6 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 4 months ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆67Updated last month
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Updated 3 years ago
- SAR ADC on tiny tapeout☆44Updated 11 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 7 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Updated 4 years ago
- ☆83Updated 11 months ago
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆38Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 4 years ago
- Framework Open EDA Gui☆74Updated last year
- Schematic, Layout Design & Simulation in 180nm Technology☆22Updated 5 years ago
- ☆50Updated 11 months ago
- Extensible FPGA control platform☆61Updated 2 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆80Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆53Updated 4 years ago