☆24Sep 23, 2015Updated 10 years ago
Alternatives and similar repositories for zynq_examples
Users that are interested in zynq_examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆104Jul 21, 2018Updated 7 years ago
- Linux Driver for the Zynq FPGA DMA engine☆90Feb 12, 2015Updated 11 years ago
- a playground for xilinx zynq fpga experiments☆50Nov 19, 2018Updated 7 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Aug 5, 2018Updated 7 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A PWM Module IP core written in Verilog, along with a firmware driver (developed for the Zynq-7000 Programmable SoC)☆17Nov 3, 2014Updated 11 years ago
- ☆14Mar 13, 2023Updated 3 years ago
- Fork of linux-stable.git with my patches for zynq-based boards (Zed, Z-Turn MYIR..)☆16Jul 4, 2019Updated 6 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆18Jan 4, 2014Updated 12 years ago
- A 6 DOF servo robotic arm shield for Arduino Uno☆12Sep 14, 2019Updated 6 years ago
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 10 years ago
- Upstream eglibc + xilinx branches☆18Nov 7, 2013Updated 12 years ago
- ☆23Oct 8, 2019Updated 6 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆20Feb 17, 2026Updated last month
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Custom IP project for the MicroZed☆18Feb 26, 2021Updated 5 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Jun 11, 2019Updated 6 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆22Dec 17, 2015Updated 10 years ago
- ☆29Feb 2, 2017Updated 9 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆61Mar 13, 2026Updated 2 weeks ago
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 5 years ago
- ☆19Jun 30, 2015Updated 10 years ago
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 10 years ago
- FPGA implementation of a handwritten digit recognition system based on k-nearest-neighbors (k-NN) classifier algorithm.☆21Apr 3, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- This is a wiki and code sharing for ZYNQ☆74Apr 2, 2016Updated 9 years ago
- Open Hardware Zynq System on Module☆31Jul 25, 2015Updated 10 years ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- Useful set of library functions for VHDL☆47Nov 24, 2013Updated 12 years ago
- A tool to transform Android Cuttlefish images into QEMU disk images☆16Jul 12, 2024Updated last year
- Constrained RAndom Verification Enviroment (CRAVE)☆18Nov 23, 2023Updated 2 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆87Aug 25, 2015Updated 10 years ago
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- svn2git clone of SVN repo svn://svn.valgrind.org/valgrind, with patches for macOS☆17Jun 13, 2014Updated 11 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A small AVR transforms a PLIP stream into a SLIP stream☆12Jul 1, 2012Updated 13 years ago
- The quickest way to look up something on the Mozilla Developer Network. Chrome extension.☆27Feb 29, 2016Updated 10 years ago
- 一个用于在protobuf格式与可见的json、xml、text等格式之间进行格式转换的库☆11Nov 7, 2017Updated 8 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆38Jul 22, 2020Updated 5 years ago
- Advanced Encryption Standard (AES) SystemVerilog Core☆36Jan 2, 2018Updated 8 years ago
- ☆14Feb 7, 2020Updated 6 years ago
- How to create a bitbake recipe for a ROS package and cross-compile it.☆11Jul 24, 2013Updated 12 years ago