abdelazeem201 / Introduction-to-System-on-Chip-Design-Online-Course
To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA platforms using standard hardware description and software programming languages
☆17Updated 3 years ago
Related projects: ⓘ
- ☆16Updated 5 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆20Updated last year
- ☆35Updated 3 years ago
- AXI Interconnect☆44Updated 3 years ago
- A verilog implementation for Network-on-Chip☆60Updated 6 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆13Updated 6 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆65Updated 5 years ago
- ☆12Updated 10 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆47Updated last year
- ☆24Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆82Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆28Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆15Updated 3 years ago
- Simple Pipelined 32 bit RISC Processor☆13Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆52Updated 11 months ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆41Updated 5 months ago
- Some useful documents of Synopsys☆41Updated 2 years ago
- Architectural design of data router in verilog☆26Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆33Updated 9 months ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆51Updated last month
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆62Updated last year
- ☆14Updated last year
- UART design in SV and verification using UVM and SV☆38Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆52Updated 7 months ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆19Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆26Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆21Updated 5 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆10Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago