abdelazeem201 / Introduction-to-System-on-Chip-Design-Online-Course
To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA platforms using standard hardware description and software programming languages
☆22Updated 4 years ago
Alternatives and similar repositories for Introduction-to-System-on-Chip-Design-Online-Course:
Users that are interested in Introduction-to-System-on-Chip-Design-Online-Course are comparing it to the libraries listed below
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- ☆16Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- ☆16Updated 9 months ago
- ☆11Updated last week
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆53Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆31Updated 2 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆15Updated 8 months ago
- Two Level Cache Controller implementation in Verilog HDL☆39Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- ☆38Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆17Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆56Updated 5 months ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- AXI Interconnect☆47Updated 3 years ago
- ☆26Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆30Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆53Updated 9 months ago
- Architectural design of data router in verilog☆28Updated 5 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆12Updated 11 months ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆34Updated 6 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆9Updated 4 months ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆19Updated 10 months ago
- A verilog implementation for Network-on-Chip☆71Updated 6 years ago
- General Purpose AXI Direct Memory Access☆48Updated 8 months ago
- AHB DMA 32 / 64 bits☆52Updated 10 years ago
- Synchronous FIFO Testbench☆10Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆25Updated 5 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆13Updated last year