abdelazeem201 / Introduction-to-System-on-Chip-Design-Online-CourseView external linksLinks
To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA platforms using standard hardware description and software programming languages
☆38Dec 24, 2020Updated 5 years ago
Alternatives and similar repositories for Introduction-to-System-on-Chip-Design-Online-Course
Users that are interested in Introduction-to-System-on-Chip-Design-Online-Course are comparing it to the libraries listed below
Sorting:
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22May 24, 2023Updated 2 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆26Mar 15, 2021Updated 4 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆45Mar 3, 2024Updated last year
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆11Mar 7, 2021Updated 4 years ago
- Design of BandGapReference Circuit using Sky130 PDK☆10Oct 30, 2021Updated 4 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆13Dec 29, 2016Updated 9 years ago
- ☆11Nov 13, 2022Updated 3 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- A newbie-friendly, temporary solution that encourages all contributions for long-term and stable use for MT7902 driver on Linux☆15Aug 6, 2024Updated last year
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆10Feb 23, 2023Updated 2 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- my UVM training projects☆39Mar 14, 2019Updated 6 years ago
- Innervator: Hardware Acceleration for Neural Networks☆18Aug 3, 2024Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆104Jan 17, 2026Updated 3 weeks ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- ☆10Nov 4, 2022Updated 3 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 8 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Jul 3, 2025Updated 7 months ago
- A lightweight muji-moe chatbot created by Reecho.ai.☆12Oct 1, 2024Updated last year
- General Purpose IO with APB4 interface☆14May 10, 2024Updated last year
- OCEAN – Open-source CXL Emulation at Hyperscale Architecture and Networking.☆20Updated this week
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- ☆11Mar 10, 2023Updated 2 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 3 years ago
- ruby 实现的轻量级web框架☆10Mar 23, 2015Updated 10 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 6 years ago
- ☆11Nov 17, 2025Updated 2 months ago
- UART serial interface on DE0-Nano☆10May 24, 2015Updated 10 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- Simple and fluent framework agnostic javascript library to transform standard JSON API responses to simple JSON objects and vice versa.☆13Jan 4, 2023Updated 3 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆52Oct 28, 2022Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Jan 4, 2022Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Dec 3, 2023Updated 2 years ago
- Computer Architecture UIUC SP 2018☆14May 4, 2018Updated 7 years ago