abdelazeem201 / Introduction-to-System-on-Chip-Design-Online-Course
To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA platforms using standard hardware description and software programming languages
☆27Updated 4 years ago
Alternatives and similar repositories for Introduction-to-System-on-Chip-Design-Online-Course:
Users that are interested in Introduction-to-System-on-Chip-Design-Online-Course are comparing it to the libraries listed below
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- General Purpose AXI Direct Memory Access☆48Updated 10 months ago
- ☆41Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆37Updated 2 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆16Updated 11 months ago
- ☆10Updated 2 years ago
- A verilog implementation for Network-on-Chip☆72Updated 7 years ago
- ☆17Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated last year
- ☆19Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆52Updated last year
- ☆16Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆16Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- AXI Interconnect☆47Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- Synchronous FIFO Testbench☆10Updated 2 years ago
- ☆31Updated 5 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆57Updated 11 months ago
- PCIE 5.0 Graduation project (Verification Team)☆66Updated last year
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- System Verilog using Functional Verification☆10Updated 11 months ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- ☆12Updated last month
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆42Updated 8 months ago