Alessandro-Silvestri / Personal-Studies
☆12Updated 2 years ago
Alternatives and similar repositories for Personal-Studies
Users that are interested in Personal-Studies are comparing it to the libraries listed below
Sorting:
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated last year
- opensource EDA tool flor VLSI design☆32Updated last year
- Here you will find all the concepts related to Machine Learning.☆34Updated 2 years ago
- Flappy bird game built using Python and Pygame☆9Updated 4 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 5 months ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Updated 5 months ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆13Updated 4 years ago
- ☆13Updated 7 months ago
- Verilog HDL files☆138Updated 11 months ago
- Verilog modules for beginners☆28Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆19Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 11 months ago
- Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt☆89Updated last month
- Physical Design Flow from RTL to GDS using Opensource tools.☆101Updated 4 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆245Updated 9 months ago
- Simple Calculator Android App using Python.☆10Updated 4 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆110Updated 3 years ago
- ☆35Updated 3 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆42Updated 4 years ago
- ☆17Updated last week
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆159Updated 6 months ago
- VHDL course at Brno University of Technology☆110Updated 2 weeks ago
- Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.☆33Updated 3 years ago
- Trying to get a new skill☆23Updated 4 months ago
- My HDL activities appear here. This is for my personal use. PPT's copyrights to University of Colorado Boulder.☆16Updated 4 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆137Updated 2 months ago
- Verilog for ASIC Design☆28Updated 3 years ago
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆8Updated 2 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago