anishathalye / bin2coe
A tool to convert binary files to COE files 💫
☆14Updated last month
Alternatives and similar repositories for bin2coe:
Users that are interested in bin2coe are comparing it to the libraries listed below
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- ☆31Updated this week
- ☆23Updated 2 weeks ago
- RISC-V Nexus Trace TG documentation and reference code☆50Updated 2 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Updated 6 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆61Updated 4 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 7 months ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆26Updated 5 months ago
- ☆17Updated 2 years ago
- AIA IP compliant with the RISC-V AIA spec☆35Updated last month
- Platform Level Interrupt Controller☆36Updated 10 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆44Updated 4 months ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- An FPGA-based NetTLP adapter☆24Updated 5 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆24Updated 3 years ago
- RISC-V Nox core☆62Updated 7 months ago
- ☆28Updated 4 years ago
- ☆86Updated last week
- Small footprint and configurable Inter-Chip communication cores☆55Updated 2 weeks ago
- ☆25Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆47Updated this week
- ☆13Updated 8 months ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆43Updated last month
- PCI Express controller model☆49Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆31Updated 2 months ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- ☆33Updated 2 years ago
- DisplayPort IP-core☆61Updated last week