A tool to convert binary files to COE files ๐ซ
โ18Jun 24, 2026Updated 3 weeks ago
Alternatives and similar repositories for bin2coe
Users that are interested in bin2coe are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- My MEng thesis code - verifying a security property for an SoC with Rosetteโ17Jun 9, 2021Updated 5 years ago
- Library of Coq proof automationโ16Apr 1, 2026Updated 3 months ago
- RWMutex for sharing of multicore machines.โ17May 24, 2019Updated 7 years ago
- Tools for reasoning about circuits in Rosette/Racket ๐โ20Feb 1, 2025Updated last year
- A mock framework for use with SVUnitโ19Jun 27, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean โข AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- impulse is an event and waveform visualization and analysis workbench (simulation, traces, logs) which helps engineers to comfortably undโฆโ30Jul 8, 2026Updated last week
- UVM VIP architecture generatorโ21Aug 24, 2020Updated 5 years ago
- Hierarchical Asynchronous Circuit Kompiler Toolkitโ24Dec 17, 2025Updated 7 months ago
- Notary: A Device for Secure Transaction Approval ๐โ30Feb 1, 2025Updated last year
- ็ตๅญไนฆโ30Mar 1, 2021Updated 5 years ago
- โ25Mar 27, 2022Updated 4 years ago
- ๐ A 32-bit ARM Processor Implementation in Verilog HDLโ29Mar 21, 2022Updated 4 years ago
- โ11Nov 13, 2020Updated 5 years ago
- Instruction and files for porting Arm DesignStart to CW305.โ17Dec 6, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer โข AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python framework to solve crypto problems using grainofsalt and cryptominisatโ15May 24, 2022Updated 4 years ago
- Generates CMSIS-SVD xml files from DTS info and Register templatesโ12Apr 4, 2025Updated last year
- โ13Dec 3, 2023Updated 2 years ago
- ๅบไบk210็2021็ต่ตF้ขๆฐๅญ่ฏๅซโ15Dec 4, 2021Updated 4 years ago
- Rust library for program synthesis of string transformations from input-output examples ๐ฎโ28Feb 1, 2025Updated last year
- From datasheet (pdf) to SVD... to then be fed into svd2rustโ10May 26, 2022Updated 4 years ago
- A tool to run litmus tests on bare-metal hardwareโ13Mar 13, 2017Updated 9 years ago
- 010 Editor Keygenโ17May 14, 2018Updated 8 years ago
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.โ11May 10, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail โข AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Simple pin assignment generator for IC caseโ19Feb 14, 2017Updated 9 years ago
- โ12Jul 3, 2018Updated 8 years ago
- โ13Apr 25, 2025Updated last year
- A tutorial on Quantum Noise Characterization and Mitigationโ10Sep 19, 2022Updated 3 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.โ12Sep 6, 2023Updated 2 years ago
- โ84Jan 19, 2016Updated 10 years ago
- โ19Nov 14, 2022Updated 3 years ago
- โ10Apr 2, 2016Updated 10 years ago
- โ14Sep 5, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways โข AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- CMSIS SVD editorโ15Mar 14, 2020Updated 6 years ago
- Arch Linux ARM packages for ThinkPad X13sโ14Mar 18, 2023Updated 3 years ago
- ARM-CPU implemented verilogโ30Jan 13, 2024Updated 2 years ago
- Standalone Peripheral(SVD) Viewer extension extracted from cortex-debug, now works with any debuggerโ15Jan 30, 2026Updated 5 months ago
- A hand-written recursive decent Verilog parser.โ10Jun 28, 2026Updated 3 weeks ago
- A RISC-V core running Debian (and a LoongArch core running Linux).โ23Nov 24, 2025Updated 7 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilogโ12Sep 9, 2021Updated 4 years ago