Digital system design: Training lessons and exercise projects for students
☆11May 12, 2023Updated 2 years ago
Alternatives and similar repositories for LabTraining
Users that are interested in LabTraining are comparing it to the libraries listed below
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- DeepLTK Examples - Deep Learning Toolkit for LabVIEW☆16Dec 4, 2025Updated 2 months ago
- ☆12Aug 12, 2022Updated 3 years ago
- ☆74Jan 19, 2016Updated 10 years ago
- 数字电路设计与FPGA设计书籍☆61May 31, 2022Updated 3 years ago
- Code and Results for Master Thesis Project on Fixed-point Quantization of Convolutional Neural Networks for Quantized Inference on Embedd…☆12Feb 7, 2021Updated 5 years ago
- This contribution contains demonstrations of using MATLAB to control the Analog Devices, Inc. ADALM PHASER kit.☆16Jan 16, 2026Updated last month
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆21Jun 30, 2025Updated 8 months ago
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- ☆12Dec 20, 2021Updated 4 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆47Oct 14, 2022Updated 3 years ago
- ☆13May 8, 2025Updated 9 months ago
- MATLAB bindings for libiio☆13Oct 29, 2019Updated 6 years ago
- OpenRAN Gym website☆12Dec 11, 2025Updated 2 months ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Aug 17, 2019Updated 6 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- MATLAB-based FIR filter and profile designer☆10Jan 25, 2017Updated 9 years ago
- a student trainning project for HLS and transformer☆11Oct 19, 2022Updated 3 years ago
- ☆12Nov 12, 2020Updated 5 years ago
- study uvm step by step☆10Mar 28, 2019Updated 6 years ago
- Works for Applied Deep Learning / Machine Learning and Having It Deep and Structured (2017 FALL) @ NTU☆11Aug 14, 2018Updated 7 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆11Jan 17, 2024Updated 2 years ago
- 一个JPEG有损图像压缩编码器☆13May 22, 2023Updated 2 years ago
- This repository contains source code for Universal boot loader This repository contains source code for Universal boot loader for use wit…☆12Aug 19, 2025Updated 6 months ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- A Flexible Cache Architectural Simulator☆16Sep 16, 2025Updated 5 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Course Project for High Level Chip Design （高层次芯片设计）☆17Jan 2, 2025Updated last year
- Regex101.com Quiz reference☆13Jan 30, 2023Updated 3 years ago
- simple 4-BIT CPU with 74-serials chip，origin by Kaoru Tonami in his book “How to build a CPU”☆14Oct 19, 2024Updated last year
- livecoding talk for oscon 2018☆10Jul 18, 2018Updated 7 years ago
- Hardware Description Language on FPGA☆10Sep 18, 2023Updated 2 years ago
- Hardware Accelerators on FPGA for Computer Vision Applications☆12Dec 16, 2025Updated 2 months ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆15Feb 16, 2026Updated last week
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago