DreamRAM: A Fine-Grained Configurable Design Space Modeling Tool for Custom 3D Die-Stacked DRAM
☆17Apr 28, 2026Updated 3 months ago
Alternatives and similar repositories for DreamRAM
Users that are interested in DreamRAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A High-Level DRAM Timing, Power and Area Exploration Tool☆30Jul 29, 2020Updated 6 years ago
- Processing in Memory Emulation☆28Feb 24, 2023Updated 3 years ago
- Official code repository for "Pimba: A Processing-in-Memory Acceleration for Post-Transformer Large Language Model Serving [MICRO'25]"☆26Oct 23, 2025Updated 9 months ago
- ☆12Jul 2, 2024Updated 2 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆70Jul 22, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆164Jun 24, 2024Updated 2 years ago
- A Cycle-level simulator for M2NDP☆42Aug 14, 2025Updated 11 months ago
- Artifact for Oaken: Fast and Efficient LLM Serving with Online-Offline Hybrid KV Cache Quantization☆18May 9, 2025Updated last year
- ☆59Oct 14, 2025Updated 9 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆145May 3, 2025Updated last year
- Accelerator RTL inspired by VEGETA [HPCA'23] and MicroScopiQ [ISCA'25]☆15Nov 11, 2025Updated 8 months ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆49May 25, 2024Updated 2 years ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆62Sep 1, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13May 16, 2025Updated last year
- ☆42Jul 2, 2026Updated last month
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆115Apr 26, 2025Updated last year
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 7 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 3 years ago
- ☆21Jul 16, 2026Updated 3 weeks ago
- Implementation of the PCIe physical layer☆64Jul 11, 2025Updated last year
- A simulator integrates ChampSim and Ramulator.☆23Jul 20, 2026Updated 3 weeks ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆617Aug 4, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ESL-CGRA-simulator☆22Apr 10, 2026Updated 4 months ago
- ☆15Updated this week
- Source code for Multifidielity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures☆28Jan 29, 2026Updated 6 months ago
- CoMeT is a new low-cost RowHammer mitigation that uses Count-Min Sketch-based aggressor row tracking, as described in our HPCA'24 paper h…☆11Jan 23, 2026Updated 6 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆64Aug 11, 2024Updated last year
- A design automation framework to engineer decision diagrams yourself☆27Jul 19, 2026Updated 3 weeks ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆43Jul 2, 2026Updated last month
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆209Jan 8, 2026Updated 7 months ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆37Oct 23, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…☆20Nov 3, 2025Updated 9 months ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Model, design, and explore tensor algebra accelerators.☆37Updated this week
- A tool for decomposing DRAM address mapping into component-level functions☆16Jun 12, 2025Updated last year
- MICRO'25 RTGS: Real-Time 3D Gaussian Splatting SLAM via Multi-Level Redundancy Reduction☆32Jul 13, 2026Updated 3 weeks ago
- ☆34Jun 7, 2021Updated 5 years ago
- A comprehensive content-addressable accelerator simulation framework.☆22Apr 16, 2026Updated 3 months ago