hamsternz / second_order_sigma_delta_DAC
A comparison of 1st and 2nd order sigma delta DAC for FPGA
☆51Updated 3 years ago
Related projects: ⓘ
- assorted library of utility cores for amaranth HDL☆77Updated this week
- Miscellaneous ULX3S examples (advanced)☆74Updated 10 months ago
- Delta Sigma DAC FPGA☆28Updated 7 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆39Updated 5 months ago
- Nitro USB FPGA core☆82Updated 6 months ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆49Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆84Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆57Updated 7 months ago
- Tools for FPGA development.☆43Updated last year
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆31Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆26Updated 3 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆94Updated 3 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆89Updated last year
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- Fusesoc compatible rtl cores☆14Updated last year
- Example Verilog code for Ulx3s☆38Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆80Updated 6 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆92Updated 11 months ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆75Updated 3 years ago
- ☆37Updated 11 months ago
- Projects published on controlpaths.com and hackster.io☆38Updated 2 years ago
- Wishbone interconnect utilities☆34Updated 3 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated 2 weeks ago
- VHDL Library for implementing common DSP functionality.☆26Updated 5 years ago
- ☆42Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆102Updated 3 years ago
- PMOD boards for ULX3S☆39Updated last year
- Portable HyperRAM controller☆47Updated last month
- ☆17Updated 3 years ago