racerxdl / LVDS-7-to-1-SerializerLinks
An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.
☆50Updated 11 years ago
Alternatives and similar repositories for LVDS-7-to-1-Serializer
Users that are interested in LVDS-7-to-1-Serializer are comparing it to the libraries listed below
Sorting:
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Collection of projects for various FPGA development boards☆46Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- Wishbone controlled I2C controllers☆53Updated 11 months ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- DVI to LVDS Verilog converter☆24Updated 9 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Nitro USB FPGA core☆86Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆19Updated 10 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated 11 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- ☆16Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- artix-7 PCIe dev board☆31Updated 8 years ago
- Tools for FPGA development.☆48Updated 2 months ago
- CMod-S6 SoC☆42Updated 7 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆85Updated 4 years ago
- Portable HyperRAM controller☆60Updated 10 months ago
- USB Full Speed PHY☆46Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 9 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago