racerxdl / LVDS-7-to-1-SerializerView external linksLinks
An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.
☆51Nov 23, 2013Updated 12 years ago
Alternatives and similar repositories for LVDS-7-to-1-Serializer
Users that are interested in LVDS-7-to-1-Serializer are comparing it to the libraries listed below
Sorting:
- DVI to LVDS Verilog converter☆25Sep 3, 2016Updated 9 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆61Oct 20, 2022Updated 3 years ago
- Basic code that displays simple shapes generated from Lattice FPGA directly to LVDS display☆29Jun 16, 2015Updated 10 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 2 years ago
- 300 MHz to 3800 MHz TCVR daughter card for the Parallella board☆18Aug 28, 2014Updated 11 years ago
- Control a MIPI Camera over I2C☆22Jun 21, 2020Updated 5 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- I2C ROM for EDID (Extended Display Identification Data) on FPGAs☆24Nov 13, 2015Updated 10 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- PlayStation GPU (WIP)☆17Oct 3, 2023Updated 2 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- ☆12May 29, 2020Updated 5 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- Bitstream relocation and manipulation tool.☆51Nov 29, 2022Updated 3 years ago
- ☆27May 3, 2020Updated 5 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Summer School Week 1 & 2 repo☆11Jul 1, 2022Updated 3 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- Another world port ESP32 TTGO VGA32 v1.4☆13Sep 23, 2024Updated last year
- "The Drop" ASIC 640x480 60Hz audio visual demo☆13Nov 22, 2025Updated 2 months ago
- USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…☆17Feb 26, 2022Updated 3 years ago
- Miniature 8GHz FMCW Radar☆12Mar 29, 2016Updated 9 years ago
- Verilog modules for software-defined radio.☆18Dec 31, 2012Updated 13 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 5 months ago
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Aug 13, 2021Updated 4 years ago
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆12Jan 21, 2022Updated 4 years ago
- Source for the Oculus Rift enabled player we created for the Dew Tour Brooklyn VR Skate Experience☆14Jul 1, 2015Updated 10 years ago
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆24Mar 15, 2025Updated 11 months ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- Demo for Melexis MLX90640 sensor using mikromedia 7 for STM32F7☆19Dec 9, 2021Updated 4 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆16Jan 28, 2022Updated 4 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Updated this week
- Learn and build GPU RTL from scratch☆18Aug 1, 2025Updated 6 months ago