ghz-ws / fpga_dsp_oldLinks
DSP by FPGA
☆14Updated last year
Alternatives and similar repositories for fpga_dsp_old
Users that are interested in fpga_dsp_old are comparing it to the libraries listed below
Sorting:
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆33Updated last year
- ☆45Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- ☆20Updated 3 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- Artix7 SOM☆18Updated 11 months ago
- Projects published on controlpaths.com and hackster.io☆41Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- Master-thesis-final☆19Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆29Updated 5 years ago
- Riegel Computer☆17Updated 2 years ago
- Xilinx Virtual Cable implementation for ESP32☆35Updated 4 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 3 years ago
- PCB for ULX4M FPGA R&D board☆53Updated 4 months ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- sample VCD files☆37Updated last month
- ☆27Updated 5 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Updated 3 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 8 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Utilities for the ECP5 FPGA☆18Updated 4 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- ☆17Updated 4 years ago
- Demo projects for various Kintex FPGA boards☆62Updated 3 months ago