Muhazam-Mustapha / SqrtCORDICLinks
A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.
☆17Updated 4 years ago
Alternatives and similar repositories for SqrtCORDIC
Users that are interested in SqrtCORDIC are comparing it to the libraries listed below
Sorting:
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Updated 9 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- ☆58Updated last week
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆203Updated last year
- Pipeline FFT Implementation in Verilog HDL☆131Updated 6 years ago
- FFT implement by verilog_测试验证已通过☆60Updated 8 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 7 years ago
- Vivado诸多IP,包括图像处理等☆228Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆51Updated last year
- ☆11Updated 7 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆30Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 8 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆203Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵 列的结构以实现不同的计算效率。☆195Updated 10 months ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆248Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆136Updated last year
- Cortex M0 based SoC☆74Updated 3 years ago
- AXI协议规范中文翻译版☆162Updated 3 years ago
- AXI总线连接器☆103Updated 5 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆105Updated 11 months ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆188Updated last year
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- ARM中通过APB总线连接的UART模块☆68Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- IC implementation of Systolic Array for TPU☆273Updated 10 months ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year