Muhazam-Mustapha / SqrtCORDICLinks
A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.
☆18Updated 4 years ago
Alternatives and similar repositories for SqrtCORDIC
Users that are interested in SqrtCORDIC are comparing it to the libraries listed below
Sorting:
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Updated 9 years ago
- ☆77Updated 2 months ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- configurable cordic core in verilog☆53Updated 11 years ago
- AXI总线连接器☆105Updated 5 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 7 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- Cortex M0 based SoC☆75Updated 4 years ago
- LMS sound filtering by Verilog☆44Updated 5 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- Pipeline FFT Implementation in Verilog HDL☆141Updated 6 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆69Updated 5 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 6 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆94Updated 6 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆97Updated last year
- FFT generator using Chisel☆62Updated 4 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆32Updated 4 years ago
- An implementation of the CORDIC algorithm in Verilog.☆102Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- FPGA 同步FIFO与异步FIFO☆31Updated 6 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆76Updated 4 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆61Updated last year
- 3×3脉动阵列乘法器☆47Updated 6 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆213Updated 2 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Implement a bitonic sorting network on FPGA☆46Updated 4 years ago