Muhazam-Mustapha / SqrtCORDICLinks
A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.
☆17Updated 4 years ago
Alternatives and similar repositories for SqrtCORDIC
Users that are interested in SqrtCORDIC are comparing it to the libraries listed below
Sorting:
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Updated 9 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆208Updated 2 years ago
- Pipeline FFT Implementation in Verilog HDL☆132Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- ☆69Updated 2 weeks ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- ☆53Updated 6 years ago
- FFT generator using Chisel☆62Updated 4 years ago
- ☆62Updated 3 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆110Updated 3 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated 3 weeks ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- IC implementation of Systolic Array for TPU☆278Updated 11 months ago
- Vivado诸多IP,包括图像处理等☆229Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆109Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆53Updated last year
- FPGA implementation of pose detection with Kalman filter. (verilog)☆35Updated 3 years ago
- 一个基于AXI接口的PL端卷积加速器,可由PS端调用☆13Updated 2 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 7 years ago
- AXI总线连接器☆104Updated 5 years ago
- FIR filter implementation☆27Updated 5 years ago
- Implement a bitonic sorting network on FPGA☆46Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago