falwat / code_repoLinks
My code repositry for common use.
☆22Updated 3 years ago
Alternatives and similar repositories for code_repo
Users that are interested in code_repo are comparing it to the libraries listed below
Sorting:
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- Testbenches for HDL projects☆19Updated last week
- IEEE 802.16 OFDM-based transceiver system☆25Updated 5 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Gaussian noise generator Verilog IP core☆31Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆71Updated 2 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆50Updated 2 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆45Updated 3 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆11Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆38Updated 9 months ago
- The implementation of AD9371 on KC705☆20Updated last month
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- ☆29Updated last year
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆10Updated 3 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆37Updated 4 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆27Updated 3 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- AHB Bus lite v3.0☆16Updated 5 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago