falwat / code_repoLinks
My code repositry for common use.
☆22Updated 3 years ago
Alternatives and similar repositories for code_repo
Users that are interested in code_repo are comparing it to the libraries listed below
Sorting:
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 4 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- Testbenches for HDL projects☆18Updated this week
- FPGA Technology Exchange Group相关文件管理☆45Updated last month
- 通过SPI协议实现FPGA multiboot在线升级功能☆10Updated 7 years ago
- An AXI DDR3 SDRAM controller for FPGA☆36Updated last year
- Verilog实现OFDM基带☆43Updated 9 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆27Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- FIR filter implementation☆26Updated 5 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆25Updated last year
- IEEE 802.16 OFDM-based transceiver system☆24Updated 5 years ago
- wifi☆11Updated 7 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆43Updated 8 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆22Updated 4 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆18Updated last year
- LMS sound filtering by Verilog☆39Updated 5 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆11Updated 10 months ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆35Updated 7 months ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆35Updated 3 years ago
- verilog☆21Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆54Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- FIR band-pass filter using Verilog HDL.☆12Updated 4 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆10Updated 3 years ago