My code repositry for common use.
☆23Dec 31, 2021Updated 4 years ago
Alternatives and similar repositories for code_repo
Users that are interested in code_repo are comparing it to the libraries listed below
Sorting:
- Polyphase channelizer implement using Python.☆11Aug 20, 2021Updated 4 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last week
- Efficient UAV placement to serve maximum users through minimum UAVs☆14Feb 14, 2025Updated last year
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- Testbenches for HDL projects☆22Updated this week
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- Toy OFDM Communication System with FPGA☆12Dec 13, 2021Updated 4 years ago
- ☆18Jun 15, 2022Updated 3 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Jul 21, 2019Updated 6 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- GMSK调制和解调matlab代码☆16Apr 22, 2023Updated 2 years ago
- ☆31Jan 23, 2021Updated 5 years ago
- OFDM baseband processing systerm based on IEEE 802.11a☆12Aug 3, 2020Updated 5 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆18Apr 15, 2020Updated 5 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- Deep Bayesian Active Semi-Supervised Learning☆11Mar 1, 2018Updated 8 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 11 years ago
- Open IP in Hardware Description Language.☆30Sep 4, 2023Updated 2 years ago
- ☆11Mar 11, 2026Updated last week
- ☆11Apr 30, 2021Updated 4 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 13 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆12Jan 8, 2021Updated 5 years ago
- ☆12Jun 22, 2023Updated 2 years ago
- 通用神经网络模型 onnx 在 RT-Thread 上的后端☆31Sep 14, 2019Updated 6 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆29Nov 9, 2015Updated 10 years ago
- ☆12Nov 28, 2022Updated 3 years ago
- This project describes how the cv2PYNQ python library was built☆21Aug 2, 2018Updated 7 years ago
- Optimal UAV Deployment for Rate Maximization in IoT Networks☆30Oct 5, 2020Updated 5 years ago
- Arduino code and Odroid-C1 (or Raspberry PI) python code to control TI cc1100 and cc1101 transceivers. Also known as: RF1100SE and RF110…☆13Feb 28, 2017Updated 9 years ago
- A simple PDM microphone interface on FPGA☆14Jan 16, 2022Updated 4 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- An AXI DDR3 SDRAM controller for FPGA☆45Dec 30, 2023Updated 2 years ago
- This is the verilog code for the various FPGA in the OpenHPSDR Radios☆27Mar 1, 2025Updated last year