falwat / code_repo
My code repositry for common use.
☆20Updated 2 years ago
Related projects: ⓘ
- A project demonstrate how to config ad9361 to TX mode☆11Updated 5 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆20Updated 3 years ago
- IEEE 802.16 OFDM-based transceiver system☆20Updated 5 years ago
- FIR filter implementation☆21Updated 4 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 4 years ago
- ☆23Updated this week
- ☆10Updated 2 years ago
- AD9361 FM Radio Verilog LVDS☆11Updated 9 months ago
- FPGA Technology Exchange Group相关文件管理☆38Updated 9 months ago
- ☆11Updated 6 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆22Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆16Updated 12 years ago
- Verilog实现OFDM基带☆38Updated 8 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆40Updated 2 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆44Updated last year
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 6 years ago
- FIR implemention with Verilog☆43Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆29Updated 6 years ago
- AD7606 driver verilog☆35Updated 5 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆49Updated 2 years ago
- FIR,FFT based on Verilog☆13Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆48Updated 5 years ago
- 软件无线电,使用FPGA进行正交解调。☆17Updated 5 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆59Updated 3 months ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆16Updated 9 months ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆27Updated 2 months ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆15Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆25Updated 3 years ago
- FMCW Radar verilog project☆29Updated 4 years ago