falwat / code_repoLinks
My code repositry for common use.
☆23Updated 3 years ago
Alternatives and similar repositories for code_repo
Users that are interested in code_repo are comparing it to the libraries listed below
Sorting:
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- Testbenches for HDL projects☆20Updated last week
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- FPGA纯逻辑实现modbus通信☆22Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- ☆18Updated 4 years ago
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- IEEE 802.16 OFDM-based transceiver system☆27Updated 6 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆54Updated 2 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- Low Density Parity Check Decoder☆17Updated 9 years ago
- ☆33Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Updated last year
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆11Updated 4 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆65Updated 3 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆44Updated 11 months ago
- IEEE 802.11 OFDM-based transceiver system☆38Updated 7 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆19Updated last year
- minimal code to access ps DDR from PL☆20Updated 5 years ago
- The implementation of AD9371 on KC705☆21Updated 3 months ago
- wifi☆12Updated 8 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆47Updated 8 years ago