My code repositry for common use.
☆23Dec 31, 2021Updated 4 years ago
Alternatives and similar repositories for code_repo
Users that are interested in code_repo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- Polyphase channelizer implement using Python.☆11Aug 20, 2021Updated 4 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆36Aug 7, 2021Updated 5 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 5 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆15Sep 20, 2020Updated 5 years ago
- Efficient UAV placement to serve maximum users through minimum UAVs☆14Feb 14, 2025Updated last year
- Testbenches for HDL projects☆23Updated this week
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- A low-power, low-cost, highly-portable software defined radio platform.☆19Feb 19, 2018Updated 8 years ago
- Toy OFDM Communication System with FPGA☆12Dec 13, 2021Updated 4 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆15Aug 7, 2022Updated 4 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- anti-jamming for CRN☆14Feb 9, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- LLM-Aided FPGA Design and Debug Flow☆40Aug 1, 2025Updated last year
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 11 years ago
- An inserted spectrum analyzer based on Zynq-7000, which uses scheme for FPGA+ARM standalone.☆27Apr 30, 2023Updated 3 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- ☆31Jan 23, 2021Updated 5 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- OFDM baseband processing systerm based on IEEE 802.11a☆13Aug 3, 2020Updated 6 years ago
- ☆13Jul 29, 2016Updated 10 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- IEEE 802.16 OFDM-based transceiver system☆34Jul 21, 2019Updated 7 years ago
- ☆13Nov 28, 2022Updated 3 years ago
- Open IP in Hardware Description Language.☆32Sep 4, 2023Updated 2 years ago
- 雷达信号分选任务是对雷达脉冲序列进行K-means聚类，以判 定每个脉冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波，以确定信号的中心频带 2、构建分选数据集，对场景中雷达脉冲序列信号进行仿真，并通过UDP传至开发处理 3、基于C++实现K-means算法并部署…☆21Aug 17, 2023Updated 2 years ago
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 12 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆14Mar 22, 2024Updated 2 years ago
- Deep Bayesian Active Semi-Supervised Learning☆11Mar 1, 2018Updated 8 years ago
- ☆12Jul 10, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Use FPGA to Transfer Image with Gigabits Ethernet☆19Dec 2, 2020Updated 5 years ago
- ☆12Jun 22, 2023Updated 3 years ago
- Python and C++ implementation of the Chirp-Z transform☆19Aug 11, 2020Updated 6 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆12Jan 8, 2021Updated 5 years ago
- TCL scripts for FPGA (Xilinx)☆36Jul 5, 2022Updated 4 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 5 months ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago