My code repositry for common use.
☆23Dec 31, 2021Updated 4 years ago
Alternatives and similar repositories for code_repo
Users that are interested in code_repo are comparing it to the libraries listed below
Sorting:
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- Polyphase channelizer implement using Python.☆11Aug 20, 2021Updated 4 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated 3 weeks ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆33Aug 7, 2021Updated 4 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- Testbenches for HDL projects☆22Updated this week
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 7 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Jul 21, 2019Updated 6 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- This is the verilog code for the various FPGA in the OpenHPSDR Radios☆27Mar 1, 2025Updated last year
- ☆11Sep 14, 2025Updated 5 months ago
- Open IP in Hardware Description Language.☆29Sep 4, 2023Updated 2 years ago
- ☆32Jan 23, 2021Updated 5 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 11 years ago
- An AXI DDR3 SDRAM controller for FPGA☆44Dec 30, 2023Updated 2 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆29Nov 9, 2015Updated 10 years ago
- TCL scripts for FPGA (Xilinx)☆35Jul 5, 2022Updated 3 years ago
- GMSK调制和解调matlab代码☆15Apr 22, 2023Updated 2 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- NIST digital servo: an FPGA based fast digital feedback controller☆74Jun 5, 2017Updated 8 years ago
- Baseband Receiver IP for GPS like DSSS signals☆40May 19, 2020Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Decoding an ancient Indian epic containing 718 languages written entirely in a numerical script.☆20Aug 2, 2025Updated 6 months ago
- EMVLogger is an open-source tool for testing and analyzing EMV chip cards and transaction logs using a comprehensive EMV Kernel Library. …☆13Jun 15, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- ☆10Aug 9, 2021Updated 4 years ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆46Nov 24, 2025Updated 3 months ago
- Graph.dll deobfuscated☆16May 15, 2021Updated 4 years ago
- 用Verilog语言编写，实现2FSK，2PSK, 2DPSK, QPSK调制解调☆43Mar 15, 2019Updated 6 years ago
- Altium design files for WISP 6, including the basic sensor node and add-on boards☆13Apr 12, 2023Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆39Jun 23, 2015Updated 10 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- ☆10Oct 18, 2024Updated last year