AXI4 and AXI4-Lite interface definitions
☆101Sep 20, 2020Updated 5 years ago
Alternatives and similar repositories for axi4-interface
Users that are interested in axi4-interface are comparing it to the libraries listed below
Sorting:
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- Verification IP for APB protocol☆74Dec 18, 2020Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆135Nov 29, 2017Updated 8 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 5 years ago
- uvm AXI BFM(bus functional model)☆266Jun 23, 2013Updated 12 years ago
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated 2 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- ☆55Jun 19, 2021Updated 4 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆64Mar 15, 2022Updated 3 years ago
- VIP for AXI Protocol☆164May 24, 2022Updated 3 years ago
- AXI4 BFM in Verilog☆36Dec 13, 2016Updated 9 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆32Feb 7, 2025Updated last year
- SDRAM controller with AXI4 interface☆103Aug 8, 2019Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆212Sep 2, 2025Updated 6 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- a simple riscv cpu☆24Dec 2, 2022Updated 3 years ago
- AMBA bus lecture material☆512Jan 21, 2020Updated 6 years ago
- APB Logic☆24Feb 24, 2026Updated last week
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Apr 7, 2018Updated 7 years ago
- ☆15Jan 9, 2022Updated 4 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- SystemVerilog UVM testbench example☆37May 8, 2024Updated last year
- Must-have verilog systemverilog modules☆37May 1, 2022Updated 3 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Mar 31, 2020Updated 5 years ago
- Verilog AXI stream components for FPGA implementation☆865Feb 27, 2025Updated last year
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago