A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog testbench demonstrating a full generator, driver, monitor, and scoreboard testbench environment.
☆16Aug 29, 2022Updated 4 years ago
Alternatives and similar repositories for dpll
Users that are interested in dpll are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆29Updated this week
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- Formal Verification of RISC V IM Processor☆12Mar 27, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆15Oct 20, 2025Updated last year
- Building a simple oscilloscope using FPGA board and PCB.☆22Dec 30, 2020Updated 5 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆12Jan 8, 2021Updated 5 years ago
- a cheap and simple educational brushless motor☆13Apr 1, 2016Updated 10 years ago
- ASM1061 based PCIe to SATA card☆10Apr 8, 2024Updated 2 years ago
- Single-Phase PLL / Second-Order Generalized Integrators Phase Lock Loop☆17Apr 24, 2023Updated 3 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- ZPU Core for Lattice ICE40HX8K☆12Apr 26, 2014Updated 12 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆41Sep 18, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Decompiled DDR memory init for Allwinner Tech T113-s3 SoC☆15Jun 27, 2022Updated 4 years ago
- Apply 2nd order Butterworth Low-pass and High-pass filters or Notch filters to data as they arrive☆24Jul 29, 2021Updated 5 years ago
- FPGA Projects written using SystemVerilog, Verilog, and VHDL are put here in seperate folders.☆20Apr 26, 2017Updated 9 years ago
- Examples for iCE5LP4K FPGA: BRAM, SPI, flash, DSP, and other basic examples☆22Feb 24, 2024Updated 2 years ago
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆13Nov 5, 2019Updated 6 years ago
- C++14 network/graph visualization library / Qt node editor.☆13Nov 19, 2019Updated 6 years ago
- Easier MATLAB and C++ Integration☆21Jan 11, 2015Updated 11 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆26Dec 21, 2025Updated 10 months ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A collection of slides of the SMT course I held at University of Milan in fall 2011☆10Mar 14, 2015Updated 11 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆22Apr 15, 2018Updated 8 years ago
- Windows code for communicating with a VC707 evaluation board running a MIAOW compute unit.☆11Oct 20, 2015Updated 11 years ago
- Instruction decoder microbenchmark suite☆11Oct 31, 2017Updated 9 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- ☆17Jun 12, 2024Updated 2 years ago
- A copy of the DirectX Headers from MinGW-64.☆14Sep 7, 2023Updated 3 years ago
- Decentralized network framework. In development☆16Oct 25, 2026Updated last week
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Docker files from Ettus Research☆16Jul 31, 2026Updated 3 months ago
- A conda-smithy repository for memory_profiler.☆12Apr 22, 2026Updated 6 months ago
- 面向可信执行环境的OS。☆12May 9, 2025Updated last year
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆25Aug 24, 2024Updated 2 years ago
- Scanalog is a design tool which leverages programmable analog electronics to aid in the design and debugging of analog circuits.☆13Nov 16, 2017Updated 8 years ago
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Nov 2, 2022Updated 4 years ago