A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog testbench demonstrating a full generator, driver, monitor, and scoreboard testbench environment.
☆15Aug 29, 2022Updated 3 years ago
Alternatives and similar repositories for dpll
Users that are interested in dpll are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆27Mar 17, 2026Updated last week
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- Building a simple oscilloscope using FPGA board and PCB.☆21Dec 30, 2020Updated 5 years ago
- ☆13Jun 12, 2024Updated last year
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- Decompiled DDR memory init for Allwinner Tech T113-s3 SoC☆13Jun 27, 2022Updated 3 years ago
- ☆18May 5, 2022Updated 3 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 3 months ago
- Examples for iCE5LP4K FPGA: BRAM, SPI, flash, DSP, and other basic examples☆21Feb 24, 2024Updated 2 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated 10 months ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 7 years ago
- FPGA Projects written using SystemVerilog, Verilog, and VHDL are put here in seperate folders.☆19Apr 26, 2017Updated 8 years ago
- A conda-smithy repository for memory_profiler.☆12Mar 16, 2026Updated last week
- A copy of the DirectX Headers from MinGW-64.☆14Sep 7, 2023Updated 2 years ago
- ☆20Jun 12, 2024Updated last year
- Cachebench, with hacks to make it run on SmartOS / x86.☆11Feb 15, 2012Updated 14 years ago
- Instruction decoder microbenchmark suite☆11Oct 31, 2017Updated 8 years ago
- 面向可信执行环境的OS。☆12May 9, 2025Updated 10 months ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Nov 23, 2023Updated 2 years ago
- Equivalence checking with Yosys☆58Mar 4, 2026Updated 2 weeks ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆24Aug 24, 2024Updated last year
- Reverse Engineering and documenting "Star Wars Episode 1: Racer"☆13May 19, 2018Updated 7 years ago
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- Xilinx Platform cable USB and impact on linux without windrvr by Michael Gernoth☆11Apr 17, 2014Updated 11 years ago
- A System on a Chip Implementation for the XuLA2-LX25 board☆17Dec 13, 2018Updated 7 years ago
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆12Nov 5, 2019Updated 6 years ago
- Recreated gerbers for the Supermicro X11SSH-F motherboard.☆16Aug 2, 2023Updated 2 years ago
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- DPLL for phase-locking to 1PPS signal☆35Jul 25, 2016Updated 9 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆31Mar 23, 2024Updated 2 years ago
- MML Editor 7☆11Jun 19, 2017Updated 8 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆30Nov 21, 2020Updated 5 years ago
- Testing processors with Random Instruction Generation☆57Jan 13, 2026Updated 2 months ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆39Sep 18, 2024Updated last year
- PIGLET: Personal Interactive Graphic Editor, a 2d engineering CAD system with hierarchy☆14Feb 18, 2026Updated last month