A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog testbench demonstrating a full generator, driver, monitor, and scoreboard testbench environment.
☆15Aug 29, 2022Updated 3 years ago
Alternatives and similar repositories for dpll
Users that are interested in dpll are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Single-Phase PLL / Second-Order Generalized Integrators Phase Lock Loop☆16Apr 24, 2023Updated 3 years ago
- Building a simple oscilloscope using FPGA board and PCB.☆21Dec 30, 2020Updated 5 years ago
- ZPU Core for Lattice ICE40HX8K☆12Apr 26, 2014Updated 12 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 5 months ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Examples for iCE5LP4K FPGA: BRAM, SPI, flash, DSP, and other basic examples☆22Feb 24, 2024Updated 2 years ago
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 6 months ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 8 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 8 years ago
- ☆21Jun 12, 2024Updated last year
- Equivalence checking with Yosys☆60May 12, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆24Aug 24, 2024Updated last year
- A small program written in C showing implementations of common image dithering algorithms.☆11Sep 23, 2016Updated 9 years ago
- Reverse Engineering and documenting "Star Wars Episode 1: Racer"☆13May 19, 2018Updated 8 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆19Nov 23, 2023Updated 2 years ago
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- Xilinx Platform cable USB and impact on linux without windrvr by Michael Gernoth☆11Apr 17, 2014Updated 12 years ago
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆12Nov 5, 2019Updated 6 years ago
- Recreated gerbers for the Supermicro X11SSH-F motherboard.☆17Aug 2, 2023Updated 2 years ago
- XML representation of the x86 instruction set☆29Feb 15, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Demo: how to create a custom EBRICK☆26Nov 20, 2024Updated last year
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- DPLL for phase-locking to 1PPS signal☆35Jul 25, 2016Updated 9 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆29Nov 21, 2020Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13May 15, 2020Updated 6 years ago
- Testing processors with Random Instruction Generation☆58Jan 13, 2026Updated 4 months ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆39Sep 18, 2024Updated last year
- PIGLET: Personal Interactive Graphic Editor, a 2d engineering CAD system with hierarchy☆14May 15, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 'dif' is a Linux preprocessing front end to gvimdiff/meld/kompare☆27Nov 4, 2022Updated 3 years ago
- Interactive cli/shell library for C☆14Apr 13, 2026Updated last month
- ☆14Jul 23, 2025Updated 10 months ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆35Mar 23, 2024Updated 2 years ago
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆15Jan 10, 2018Updated 8 years ago
- Sharp Memory Lcd☆21Sep 24, 2012Updated 13 years ago
- ☆29Apr 2, 2026Updated last month