A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog testbench demonstrating a full generator, driver, monitor, and scoreboard testbench environment.
☆15Aug 29, 2022Updated 3 years ago
Alternatives and similar repositories for dpll
Users that are interested in dpll are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆27Jun 26, 2026Updated last week
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- Sample code for integrating LightWare rangefinders into various platforms.☆10Oct 22, 2025Updated 8 months ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆13Jan 8, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- Building a simple oscilloscope using FPGA board and PCB.☆22Dec 30, 2020Updated 5 years ago
- a cheap and simple educational brushless motor☆13Apr 1, 2016Updated 10 years ago
- Decompiled DDR memory init for Allwinner Tech T113-s3 SoC☆14Jun 27, 2022Updated 4 years ago
- ☆19May 5, 2022Updated 4 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 6 months ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Examples for iCE5LP4K FPGA: BRAM, SPI, flash, DSP, and other basic examples☆22Feb 24, 2024Updated 2 years ago
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 8 years ago
- FPGA Projects written using SystemVerilog, Verilog, and VHDL are put here in seperate folders.☆19Apr 26, 2017Updated 9 years ago
- A conda-smithy repository for memory_profiler.☆12Apr 22, 2026Updated 2 months ago
- ☆21Jun 12, 2024Updated 2 years ago
- Decentralized network framework. In development☆15Apr 28, 2026Updated 2 months ago
- Instruction decoder microbenchmark suite☆11Oct 31, 2017Updated 8 years ago
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Nov 2, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 面向可信执行环境的OS。☆12May 9, 2025Updated last year
- Equivalence checking with Yosys☆60Jun 4, 2026Updated last month
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆24Aug 24, 2024Updated last year
- Build script to build Debian 10 for the FriendlyELEC NanoPi H5 based boards☆11Oct 3, 2024Updated last year
- Constrained RAndom Verification Enviroment (CRAVE)☆20Nov 23, 2023Updated 2 years ago
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- Convert set of magnitudes to a color☆24Apr 14, 2017Updated 9 years ago
- ☆14Mar 28, 2020Updated 6 years ago
- A System on a Chip Implementation for the XuLA2-LX25 board☆17Dec 13, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Recreated gerbers for the Supermicro X11SSH-F motherboard.☆17Aug 2, 2023Updated 2 years ago
- XML representation of the x86 instruction set☆30Feb 15, 2026Updated 4 months ago
- DPLL for phase-locking to 1PPS signal☆35Jul 25, 2016Updated 9 years ago
- Examine and discover LoongArch instructions☆25Jun 4, 2026Updated last month
- ☆17Jun 14, 2026Updated 2 weeks ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- MML Editor 7☆11Jun 19, 2017Updated 9 years ago