This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by category for EDA research and development. Each module is thoroughly verified and comes with complete testbenches and detailed documentation to support efficient integration and use.
☆20Sep 23, 2025Updated last year
Alternatives and similar repositories for core
Users that are interested in core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MESD MOSFET Electrical Simulation Dataset☆18Dec 26, 2025Updated 8 months ago
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆44May 30, 2026Updated 3 months ago
- This repository contains the released respiratory sound database for IEEE BioCAS Respiratory Sound Track Challenges.☆76Jul 23, 2026Updated 2 months ago
- This project curates a comprehensive collection of research papers examining the relationship between artificial intelligence and sustain…☆17Updated this week
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) using SystemVerilog (IEEE 1800.2-2017) with…☆24May 31, 2026Updated 3 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Comprehensive IEEE Research Data Collections (CIRDC)☆49Feb 17, 2025Updated last year
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- A comprehensive benchmark for AI-aided chip design☆42Aug 6, 2026Updated last month
- A collection of hardware Trojans (HTs) automatically generated by Large Language Models (GPT-4, Gemini-1.5-pro, and LLaMA3) targeting SRA…☆12Oct 8, 2025Updated 11 months ago
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆19Apr 26, 2026Updated 4 months ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- 简单的未优化的SRT除法器☆13Jun 16, 2024Updated 2 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- ☆184Mar 10, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆36Mar 13, 2025Updated last year
- CH32V307的CLion开发环境。包含了一个移植好的FreeRTOS及FATFS例程和Hardfault自动追踪分析程序。CLion development environment for CH32V307. A ported FreeRTOS routine is i…☆26Oct 28, 2023Updated 2 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 3 years ago
- ☆51Nov 2, 2022Updated 3 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆11Aug 19, 2024Updated 2 years ago
- https://arxiv.org/abs/1706.04972☆45Dec 6, 2018Updated 7 years ago
- ☆11Jun 26, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An open-source benchmark for generating design RTL with natural language☆232Aug 15, 2026Updated last month
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆18Jan 10, 2026Updated 8 months ago
- Unified Coverage Interoperability Standard (UCIS)☆15Sep 2, 2026Updated 3 weeks ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆55May 28, 2026Updated 3 months ago
- ☆12Dec 11, 2023Updated 2 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆27Mar 15, 2021Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- code submitted to DAC2018(http://www.cse.cuhk.edu.hk/~byu/2018-DAC-HDC/index.html)☆13Jul 12, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Initial version of CircuitGCL☆16Aug 19, 2025Updated last year
- Claude Code skill + Remotion scaffold for building polished product launch videos.☆45Apr 20, 2026Updated 5 months ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆32Jan 14, 2026Updated 8 months ago
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆35Jun 5, 2024Updated 2 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆51Mar 18, 2020Updated 6 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago