SJTU-YONGFU-RESEARCH-GRP / coreView on GitHub
This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by category for EDA research and development. Each module is thoroughly verified and comes with complete testbenches and detailed documentation to support efficient integration and use.
18Sep 23, 2025Updated 6 months ago

Alternatives and similar repositories for core

Users that are interested in core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

Sorting:

Are these results useful?