This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by category for EDA research and development. Each module is thoroughly verified and comes with complete testbenches and detailed documentation to support efficient integration and use.
☆20Sep 23, 2025Updated 11 months ago
Alternatives and similar repositories for core
Users that are interested in core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MESD MOSFET Electrical Simulation Dataset☆16Dec 26, 2025Updated 8 months ago
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆44May 30, 2026Updated 3 months ago
- This repository contains the released respiratory sound database for IEEE BioCAS Respiratory Sound Track Challenges.☆73Jul 23, 2026Updated last month
- This project curates a comprehensive collection of research papers examining the relationship between artificial intelligence and sustain…☆18Updated this week
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) using SystemVerilog (IEEE 1800.2-2017) with…☆21May 31, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Comprehensive IEEE Research Data Collections (CIRDC)☆49Feb 17, 2025Updated last year
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- A comprehensive benchmark for AI-aided chip design☆39Aug 6, 2026Updated 3 weeks ago
- A collection of hardware Trojans (HTs) automatically generated by Large Language Models (GPT-4, Gemini-1.5-pro, and LLaMA3) targeting SRA…☆12Oct 8, 2025Updated 10 months ago
- PVconverter is a language translation tool which can convert the commonly used physical verification programming languages to each other.…☆21Sep 23, 2021Updated 4 years ago
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆18Apr 26, 2026Updated 4 months ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated 2 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆181Mar 10, 2025Updated last year
- This Repo Contains the Source Code and Pretrained Model for the Paper "Layout Hotspot Detection with Feature Tensor Generation and Deep B…☆53Nov 27, 2024Updated last year
- A pipelined MIPS-Lite CPU implementation☆22Dec 15, 2009Updated 16 years ago
- “Build It. Test It. Publish It.” This year’s program emphasizes not only open-source design and tapeout, but also reproducible results, m…☆101Updated this week
- ☆18Mar 1, 2026Updated 6 months ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 3 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆11Aug 19, 2024Updated 2 years ago
- https://arxiv.org/abs/1706.04972☆45Dec 6, 2018Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆11Jun 26, 2020Updated 6 years ago
- An open-source benchmark for generating design RTL with natural language☆223Aug 15, 2026Updated 2 weeks ago
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆18Jan 10, 2026Updated 7 months ago
- Unified Coverage Interoperability Standard (UCIS)☆15Updated this week
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆54May 28, 2026Updated 3 months ago
- ☆12Dec 11, 2023Updated 2 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆27Mar 15, 2021Updated 5 years ago
- Initial version of CircuitGCL☆16Aug 19, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- code submitted to DAC2018(http://www.cse.cuhk.edu.hk/~byu/2018-DAC-HDC/index.html)☆13Jul 12, 2018Updated 8 years ago
- Run the full 2.78-trillion-parameter Kimi K3 model or GLM-5.3-Flash beyond available RAM by streaming activated weights directly from NVM…☆2,351Aug 28, 2026Updated last week
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆34Jun 5, 2024Updated 2 years ago
- Caffe version of code for our paper "Joint unsupervised learning of deep representations and image clusters"☆16Jul 4, 2017Updated 9 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆52Mar 18, 2020Updated 6 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago