This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by category for EDA research and development. Each module is thoroughly verified and comes with complete testbenches and detailed documentation to support efficient integration and use.
☆18Sep 23, 2025Updated 8 months ago
Alternatives and similar repositories for core
Users that are interested in core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MESD MOSFET Electrical Simulation Dataset☆15Dec 26, 2025Updated 5 months ago
- Comprehensive IEEE Research Data Collections (CIRDC)☆45Feb 17, 2025Updated last year
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆33May 30, 2026Updated 2 weeks ago
- This repository contains the released respiratory sound database for IEEE BioCAS Respiratory Sound Track Challenges.☆69Apr 24, 2026Updated last month
- PVconverter is a language translation tool which can convert the commonly used physical verification programming languages to each other.…☆20Sep 23, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A pipelined MIPS-Lite CPU implementation☆22Dec 15, 2009Updated 16 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- This Repo Contains the Source Code and Pretrained Model for the Paper "Layout Hotspot Detection with Feature Tensor Generation and Deep B…☆52Nov 27, 2024Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆28Jan 14, 2026Updated 5 months ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- https://arxiv.org/abs/1706.04972☆45Dec 6, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆11Jun 26, 2020Updated 5 years ago
- ☆51Nov 2, 2022Updated 3 years ago
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated 4 months ago
- An EDA tool for automatic device sizing using Gm/Id method.☆16Jan 10, 2026Updated 5 months ago
- ☆12Dec 11, 2023Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆52May 28, 2026Updated 2 weeks ago
- code submitted to DAC2018(http://www.cse.cuhk.edu.hk/~byu/2018-DAC-HDC/index.html)☆13Jul 12, 2018Updated 7 years ago
- A robust analog circuit parameter optimization framework with sampling-efficient reinforcement learning☆23Dec 9, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- Caffe version of code for our paper "Joint unsupervised learning of deep representations and image clusters"☆16Jul 4, 2017Updated 8 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆53Mar 18, 2020Updated 6 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- ☆164Mar 10, 2025Updated last year
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆42Apr 2, 2020Updated 6 years ago
- Graph-based Reinforcement Learning☆16Jul 9, 2018Updated 7 years ago
- ☆21Feb 7, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆82Oct 28, 2025Updated 7 months ago
- Random Mesh Projectors for Inverse Problems☆23Apr 13, 2021Updated 5 years ago
- Repository gathering basic modules for CDC purpose☆62Dec 31, 2019Updated 6 years ago
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 7 years ago
- Open-source PDK version manager☆51Jun 8, 2026Updated last week
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆31Oct 18, 2018Updated 7 years ago
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 9 years ago