This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by category for EDA research and development. Each module is thoroughly verified and comes with complete testbenches and detailed documentation to support efficient integration and use.
☆21Sep 23, 2025Updated last year
Alternatives and similar repositories for core
Users that are interested in core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MESD MOSFET Electrical Simulation Dataset☆18Dec 26, 2025Updated 9 months ago
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆44May 30, 2026Updated 4 months ago
- This repository contains the released respiratory sound database for IEEE BioCAS Respiratory Sound Track Challenges.☆78Jul 23, 2026Updated 2 months ago
- This project curates a comprehensive collection of research papers examining the relationship between artificial intelligence and sustain…☆17Updated this week
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) using SystemVerilog (IEEE 1800.2-2017) with…☆26May 31, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Comprehensive IEEE Research Data Collections (CIRDC)☆50Feb 17, 2025Updated last year
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- A comprehensive benchmark for AI-aided chip design☆42Aug 6, 2026Updated 2 months ago
- A collection of hardware Trojans (HTs) automatically generated by Large Language Models (GPT-4, Gemini-1.5-pro, and LLaMA3) targeting SRA…☆12Oct 8, 2025Updated last year
- PVconverter is a language translation tool which can convert the commonly used physical verification programming languages to each other.…☆21Sep 23, 2021Updated 5 years ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- 简单的未优化的SRT除法器☆13Jun 16, 2024Updated 2 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- ☆188Mar 10, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This Repo Contains the Source Code and Pretrained Model for the Paper "Layout Hotspot Detection with Feature Tensor Generation and Deep B…☆54Nov 27, 2024Updated last year
- “Build It. Test It. Publish It.” This year’s program emphasizes not only open-source design and tapeout, but also reproducible results, m…☆105Updated this week
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆37Mar 13, 2025Updated last year
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 3 years ago
- ☆51Nov 2, 2022Updated 3 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆11Aug 19, 2024Updated 2 years ago
- ☆11Jun 26, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An open-source benchmark for generating design RTL with natural language☆237Aug 15, 2026Updated last month
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆18Jan 10, 2026Updated 9 months ago
- ☆12Dec 11, 2023Updated 2 years ago
- Parallel_Computer_Architecture经典书籍☆19May 13, 2022Updated 4 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆27Mar 15, 2021Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- code submitted to DAC2018(http://www.cse.cuhk.edu.hk/~byu/2018-DAC-HDC/index.html)☆13Jul 12, 2018Updated 8 years ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆32Jan 14, 2026Updated 9 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- Caffe version of code for our paper "Joint unsupervised learning of deep representations and image clusters"☆16Jul 4, 2017Updated 9 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 7 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆44Apr 2, 2020Updated 6 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- rv8 benchmark suite☆25Jul 30, 2020Updated 6 years ago