This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by category for EDA research and development. Each module is thoroughly verified and comes with complete testbenches and detailed documentation to support efficient integration and use.
☆22Sep 23, 2025Updated last year
Alternatives and similar repositories for core
Users that are interested in core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MESD MOSFET Electrical Simulation Dataset☆18Dec 26, 2025Updated 10 months ago
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆44May 30, 2026Updated 5 months ago
- This repository contains the released respiratory sound database for IEEE BioCAS Respiratory Sound Track Challenges.☆81Jul 23, 2026Updated 3 months ago
- This project curates a comprehensive collection of research papers examining the relationship between artificial intelligence and sustain…☆17Updated this week
- Comprehensive IEEE Research Data Collections (CIRDC)☆49Feb 17, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- Opensource DDR4 Controller☆18Sep 23, 2026Updated last month
- Tektronix TDS 500 600 700 series Oscilloscope Software☆14Jun 7, 2024Updated 2 years ago
- A comprehensive benchmark for AI-aided chip design☆46Aug 6, 2026Updated 2 months ago
- A Linux-supported RISC-V SoC for FPGAs, described in Verilog HDL☆23Aug 6, 2026Updated 2 months ago
- PVconverter is a language translation tool which can convert the commonly used physical verification programming languages to each other.…☆21Sep 23, 2021Updated 5 years ago
- Static recompilation of ace combat infinity☆18Oct 22, 2026Updated last week
- A Spec-to-RTL subsystem framework of CirbuildSTG, and a direct implementation of Spec2RTL-agent framework proposed by Yu, Zhongzhi, et al…☆16Apr 7, 2026Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 简单的未优化的SRT除法器☆13Jun 16, 2024Updated 2 years ago
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆16Updated this week
- This Repo Contains the Source Code and Pretrained Model for the Paper "Layout Hotspot Detection with Feature Tensor Generation and Deep B…☆54Nov 27, 2024Updated last year
- ☆11Aug 1, 2021Updated 5 years ago
- ☆15Aug 14, 2023Updated 3 years ago
- AI-driven analog circuit figure generator. Ask Claude Code or Codex for a circuit and get one SVG at final size.☆40Updated this week
- A configurable processing element for deep neural network accelerators☆10Sep 22, 2018Updated 8 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆40Mar 13, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- “Build It. Test It. Publish It.” This year’s program emphasizes not only open-source design and tapeout, but also reproducible results, m…☆108Oct 12, 2026Updated 3 weeks ago
- FPGA lab source archive · Verilog + Vivado · Arty S7-25 (Spartan-7)☆21Oct 16, 2026Updated 2 weeks ago
- ☆13Mar 30, 2020Updated 6 years ago
- ☆10Aug 1, 2025Updated last year
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- A GPU with transformation & lighting, rasterization, texture mapping, flat shading, double buffer, z-buffer☆120Aug 10, 2026Updated 2 months ago
- Tutorial☆16Jun 13, 2020Updated 6 years ago
- RISC-V Integration for PYNQ☆12Apr 10, 2020Updated 6 years ago
- ☆15Apr 28, 2026Updated 6 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- LintLLM is an open-source Verilog linting framework powered by Large Language Models (LLMs).☆12Aug 14, 2026Updated 2 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆11Aug 19, 2024Updated 2 years ago
- ☆51Nov 2, 2022Updated 4 years ago
- 高性价比人生指南：650 条建议，34 个主题。省钱、避坑、少走弯路。场景导航、章节阅读、全文检索、关系图、收藏、PDF 与 Obsidian 下载。☆43Oct 12, 2026Updated 3 weeks ago
- Understand how TCL scripting automates ASIC synthesis and timing analysis using Yosys & OpenTimer, with CSV/Excel inputs acting as fr…☆21Oct 26, 2025Updated last year
- Prim-Dijkstra Revisited☆10Jun 9, 2021Updated 5 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 3 years ago