This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by category for EDA research and development. Each module is thoroughly verified and comes with complete testbenches and detailed documentation to support efficient integration and use.
☆18Sep 23, 2025Updated 10 months ago
Alternatives and similar repositories for core
Users that are interested in core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆40May 30, 2026Updated 2 months ago
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) using SystemVerilog (IEEE 1800.2-2017) with…☆19May 31, 2026Updated 2 months ago
- This repository contains the released respiratory sound database for IEEE BioCAS Respiratory Sound Track Challenges.☆73Jul 23, 2026Updated 3 weeks ago
- This project curates a comprehensive collection of research papers examining the relationship between artificial intelligence and sustain…☆17Updated this week
- Comprehensive IEEE Research Data Collections (CIRDC)☆48Feb 17, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- A collection of hardware Trojans (HTs) automatically generated by Large Language Models (GPT-4, Gemini-1.5-pro, and LLaMA3) targeting SRA…☆12Oct 8, 2025Updated 10 months ago
- PVconverter is a language translation tool which can convert the commonly used physical verification programming languages to each other.…☆20Sep 23, 2021Updated 4 years ago
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆18Apr 26, 2026Updated 3 months ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated 2 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- ☆179Mar 10, 2025Updated last year
- This Repo Contains the Source Code and Pretrained Model for the Paper "Layout Hotspot Detection with Feature Tensor Generation and Deep B…☆52Nov 27, 2024Updated last year
- “Build It. Test It. Publish It.” This year’s program emphasizes not only open-source design and tapeout, but also reproducible results, m…☆96Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆18Mar 1, 2026Updated 5 months ago
- CH32V307的CLion开发环境。包含了一个移植好的FreeRTOS及FATFS例程和Hardfault自动追踪分析程序。CLion development environment for CH32V307. A ported FreeRTOS routine is i…☆26Oct 28, 2023Updated 2 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 3 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆11Aug 19, 2024Updated last year
- https://arxiv.org/abs/1706.04972☆45Dec 6, 2018Updated 7 years ago
- ☆11Jun 26, 2020Updated 6 years ago
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An EDA tool for automatic device sizing using Gm/Id method.☆17Jan 10, 2026Updated 7 months ago
- ☆12Dec 11, 2023Updated 2 years ago
- Parallel_Computer_Architecture经典书籍☆17May 13, 2022Updated 4 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆27Mar 15, 2021Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- Claude Code skill + Remotion scaffold for building polished product launch videos.☆36Apr 20, 2026Updated 3 months ago
- Initial version of CircuitGCL☆16Aug 19, 2025Updated 11 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆34Jun 5, 2024Updated 2 years ago
- Caffe version of code for our paper "Joint unsupervised learning of deep representations and image clusters"☆16Jul 4, 2017Updated 9 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆42Apr 2, 2020Updated 6 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- rv8 benchmark suite☆25Jul 30, 2020Updated 6 years ago
- Graph-based Reinforcement Learning☆16Jul 9, 2018Updated 8 years ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 8 months ago
- ☆19Oct 26, 2025Updated 9 months ago