A pipelined MIPS-Lite CPU implementation
☆22Dec 15, 2009Updated 16 years ago
Alternatives and similar repositories for MIPS-Lite
Users that are interested in MIPS-Lite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- ☆11Mar 4, 2025Updated last year
- Automated test generator to detectcache side channel leakages.☆12Jul 1, 2019Updated 7 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆40Mar 13, 2025Updated last year
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An ARMv4 compatible CPU core. (INCOMPLETE)☆11Mar 21, 2011Updated 15 years ago
- ☆11Nov 19, 2015Updated 10 years ago
- Fuzzing processor simulations with taint tracking.☆15Aug 24, 2025Updated last year
- Open Shop Scheduling Problem resolution via Ant Colony Optimization algorithm.☆14Mar 28, 2023Updated 3 years ago
- An implementation of memcpy for amd64 with clang/gcc☆15Feb 7, 2022Updated 4 years ago
- ECR academic CV template inspired by YAAC template☆22Jun 9, 2026Updated 4 months ago
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 7 years ago
- Paper list for accleration of transformers☆14Jul 1, 2023Updated 3 years ago
- A controller for the WorldSemi WS2812B RGB LEDs written in plain VHDL.☆14Nov 5, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tools for reasoning about circuits in Rosette/Racket 🔌☆20Feb 1, 2025Updated last year
- Paradise Ransomware Source☆12Sep 6, 2021Updated 5 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated 2 years ago
- A tunnel for getting behind NATs☆18Nov 23, 2013Updated 12 years ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆18Feb 27, 2024Updated 2 years ago
- VHDL PCIe Transceiver☆36Jul 2, 2020Updated 6 years ago
- CNN implementation to detect constellations in sky☆11Jul 25, 2018Updated 8 years ago
- NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]☆20Nov 17, 2022Updated 3 years ago
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- My MEng thesis code - verifying a security property for an SoC with Rosette☆18Jun 9, 2021Updated 5 years ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆20Jan 12, 2023Updated 3 years ago
- ☆17Oct 25, 2022Updated 4 years ago
- ☆17Feb 9, 2022Updated 4 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago
- ☆16Jan 19, 2021Updated 5 years ago
- Timber.io Rust musl toolchain☆10Nov 11, 2019Updated 6 years ago
- a method for efficient large integer arithmetic in cryptography☆16Sep 16, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A simple polymorphic virus that changes its signature whenever it replicates☆12Aug 27, 2017Updated 9 years ago
- ☆22Dec 29, 2014Updated 11 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Jun 7, 2021Updated 5 years ago
- A C++ Hardware Description Language and Toolchain☆24Oct 27, 2023Updated 3 years ago
- ☆18Jun 26, 2025Updated last year
- Convolutional neural networks as an answer to image scaling issues☆18Mar 16, 2016Updated 10 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆52Mar 18, 2020Updated 6 years ago