jncraton / MIPS-Lite
A pipelined MIPS-Lite CPU implementation
☆23Updated 15 years ago
Alternatives and similar repositories for MIPS-Lite:
Users that are interested in MIPS-Lite are comparing it to the libraries listed below
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated last week
- OpenSPARC-based SoC☆65Updated 10 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- Parallel Array of Simple Cores. Multicore processor.☆97Updated 5 years ago
- 64-bit multicore Linux-capable RISC-V processor☆89Updated last week
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆130Updated last year
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆61Updated 11 months ago
- An open-source custom cache generator.☆33Updated last year
- ☆15Updated 4 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆91Updated 3 weeks ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 5 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago
- FPGA Assembly (FASM) Parser and Generator☆91Updated 2 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆46Updated 11 months ago
- The OpenRISC 1000 architectural simulator☆74Updated 8 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated last month
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 6 months ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆173Updated 9 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 2 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- ☆86Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago