jncraton / MIPS-Lite
A pipelined MIPS-Lite CPU implementation
☆22Updated 14 years ago
Related projects: ⓘ
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆33Updated last year
- LIS Network-on-Chip Implementation☆28Updated 8 years ago
- Original RISC-V 1.0 implementation. Not supported.☆40Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- ☆14Updated 3 years ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆35Updated 4 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated 2 weeks ago
- Tests for example Rocket Custom Coprocessors☆68Updated 4 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 2 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆72Updated 5 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 4 months ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- ☆84Updated last year
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆72Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆23Updated 7 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆74Updated 3 weeks ago
- ☆55Updated this week
- Parallel Array of Simple Cores. Multicore processor.☆92Updated 5 years ago
- GeST (Generating Stress-Tests) is a Genetic Algorithm framework for automatic hardware stress-test generation. Related scientific publica…☆13Updated 5 years ago
- ☆24Updated 8 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆93Updated last year