jncraton / MIPS-LiteLinks
A pipelined MIPS-Lite CPU implementation
☆22Updated 16 years ago
Alternatives and similar repositories for MIPS-Lite
Users that are interested in MIPS-Lite are comparing it to the libraries listed below
Sorting:
- OpenSPARC-based SoC☆74Updated 11 years ago
- 64-bit multicore Linux-capable RISC-V processor☆104Updated 8 months ago
- FPGA Assembly (FASM) Parser and Generator☆99Updated 3 years ago
- ☆61Updated 4 years ago
- ☆142Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- GeST (Generating Stress-Tests) is a Genetic Algorithm framework for automatic hardware stress-test generation. Related scientific publica…☆14Updated 6 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆51Updated 7 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆108Updated 3 months ago
- SoftCPU/SoC engine-V☆55Updated 9 months ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- Lipsi: Probably the Smallest Processor in the World☆89Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆181Updated 8 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆108Updated 4 years ago
- A Tiny Processor Core☆114Updated 6 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆152Updated last week
- This is the Verilog 2005 parser used by VerilogCreator☆15Updated 6 years ago
- A powerful and modern open-source architecture description language.☆47Updated 8 years ago
- IRSIM switch-level simulator for digital circuits☆35Updated 2 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- Baremetal softwares for TrivialMIPS platform☆11Updated 6 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆228Updated 2 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Updated this week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Updated 4 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆162Updated 3 years ago
- ☆15Updated 4 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆64Updated last year
- ☆114Updated 4 years ago