DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is intended to study new architectures, such as near-data processing. Described by Oliveira et al. (preliminary version at https://arxiv.org/pdf/2105.03725.pdf)
☆94Jul 27, 2023Updated 3 years ago
Alternatives and similar repositories for DAMOV
Users that are interested in DAMOV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆59Jun 12, 2021Updated 5 years ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆179Jun 8, 2026Updated 2 months ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆198Oct 1, 2022Updated 3 years ago
- ☆20Jun 1, 2023Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆24Oct 9, 2020Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆706Jul 24, 2026Updated 3 weeks ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆80Dec 11, 2023Updated 2 years ago
- Swan Benchmark Suite☆14Sep 17, 2025Updated 10 months ago
- A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memo…☆24May 24, 2017Updated 9 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆48Jun 2, 2017Updated 9 years ago
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆31Sep 12, 2025Updated 11 months ago
- ☆14Feb 18, 2021Updated 5 years ago
- ☆12Oct 9, 2020Updated 5 years ago
- ☆19Aug 6, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆72Jan 23, 2021Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago
- Neural architecture search utilizes the evolution algorithm and the GNN predictor.☆10Jul 25, 2024Updated 2 years ago
- Cycle-accurate X86-64 simulator based on PTLsim☆33Jun 18, 2023Updated 3 years ago
- ☆15Jul 17, 2025Updated last year
- ☆18Jun 16, 2026Updated last month
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆502Aug 3, 2024Updated 2 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆217Apr 18, 2023Updated 3 years ago
- A benchmark suite to study the performance characteristics of genomics applications☆32Oct 21, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆15Nov 20, 2022Updated 3 years ago
- Measure instruction latency and throughput☆31Sep 2, 2025Updated 11 months ago
- Light weight threading library for gem5 syscall emulator (git mirror)☆16Mar 1, 2017Updated 9 years ago
- A simulator integrates ChampSim and Ramulator.☆23Updated this week
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆18Jan 30, 2023Updated 3 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆17Sep 15, 2022Updated 3 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆47Jul 28, 2017Updated 9 years ago
- ☆32Apr 8, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated 2 years ago
- The Sniper Multi-Core Simulator☆189May 23, 2026Updated 2 months ago
- ☆14Mar 4, 2015Updated 11 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Jan 26, 2019Updated 7 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆265Oct 6, 2022Updated 3 years ago
- ☆385May 11, 2023Updated 3 years ago
- This repository contains an extended version of SMCSim (originally by Erfan Azarkhish), used for near-data-processing research by Jiwon C…☆14Nov 24, 2020Updated 5 years ago