CMU-SAFARI / DAMOV
DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is intended to study new architectures, such as near-data processing. Described by Oliveira et al. (preliminary version at https://arxiv.org/pdf/2105.03725.pdf)
☆81Updated last year
Alternatives and similar repositories for DAMOV:
Users that are interested in DAMOV are comparing it to the libraries listed below
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆42Updated 2 months ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆153Updated 11 months ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆156Updated 2 years ago
- gem5 Tips & Tricks☆67Updated 5 years ago
- Fast and accurate DRAM power and energy estimation tool☆152Updated this week
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆181Updated 4 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 6 months ago
- ☆91Updated last year
- ☆66Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆41Updated last week
- Benchmarks for Accelerator Design and Customized Architectures☆120Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆47Updated 7 months ago
- ☆59Updated 7 years ago
- ☆69Updated 4 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆51Updated 5 years ago
- The official repository for the gem5 resources sources.☆65Updated last month
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- gem5 repository to study chiplet-based systems☆71Updated 5 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆75Updated 10 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆49Updated 3 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- Processing-In-Memory (PIM) Simulator☆154Updated 3 months ago
- A Cycle-level simulator for M2NDP☆25Updated 4 months ago
- ☆24Updated last year
- The Sniper Multi-Core Simulator☆120Updated 4 months ago
- This is where gem5 based DRAM cache models live.☆16Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago