CMU-SAFARI / DAMOV
DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is intended to study new architectures, such as near-data processing. Described by Oliveira et al. (preliminary version at https://arxiv.org/pdf/2105.03725.pdf)
☆81Updated last year
Alternatives and similar repositories for DAMOV
Users that are interested in DAMOV are comparing it to the libraries listed below
Sorting:
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆155Updated last year
- gem5 Tips & Tricks☆68Updated 5 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆53Updated last week
- The official repository for the gem5 resources sources.☆68Updated 2 weeks ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆55Updated 5 years ago
- Fast and accurate DRAM power and energy estimation tool☆159Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆160Updated 2 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 3 months ago
- A Cycle-level simulator for M2NDP☆27Updated last week
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- ☆72Updated 4 years ago
- ☆25Updated last year
- PIMeval simulator and PIMbench suite☆25Updated this week
- ☆66Updated 4 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆65Updated 10 months ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆53Updated 2 weeks ago
- ☆91Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆61Updated 7 years ago
- The gem5 Bootcamp 2022 environment. Archived.☆36Updated 10 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 8 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆184Updated 4 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆77Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- This is where gem5 based DRAM cache models live.☆16Updated 2 years ago