CMU-SAFARI / DAMOVLinks
DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is intended to study new architectures, such as near-data processing. Described by Oliveira et al. (preliminary version at https://arxiv.org/pdf/2105.03725.pdf)
☆82Updated last year
Alternatives and similar repositories for DAMOV
Users that are interested in DAMOV are comparing it to the libraries listed below
Sorting:
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- ☆91Updated last year
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆170Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆56Updated 5 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆71Updated last month
- ☆74Updated 4 years ago
- The official repository for the gem5 resources sources.☆72Updated last month
- ☆25Updated last year
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆157Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 4 months ago
- This is where gem5 based DRAM cache models live.☆17Updated 2 years ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 3 years ago
- ☆65Updated 4 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆53Updated 10 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆187Updated 4 years ago
- A Cycle-level simulator for M2NDP☆28Updated last month
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆78Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆81Updated last year
- PIMeval simulator and PIMbench suite☆30Updated last week
- Fast and accurate DRAM power and energy estimation tool☆165Updated last week
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- The Sniper Multi-Core Simulator☆132Updated 7 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 9 months ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆54Updated this week
- ☆11Updated 3 years ago