upmem / dpu_demoLinks
Examples of DPU programs using the UPMEM DPU SDK
☆44Updated 6 months ago
Alternatives and similar repositories for dpu_demo
Users that are interested in dpu_demo are comparing it to the libraries listed below
Sorting:
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆159Updated last year
- ☆65Updated 4 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆173Updated 2 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆54Updated 11 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 10 months ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆83Updated 6 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆30Updated 7 months ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆83Updated 2 years ago
- A Cycle-level simulator for M2NDP☆29Updated 3 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆36Updated last year
- ☆75Updated 4 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 5 years ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆81Updated 4 months ago
- The official repository for the gem5 resources sources.☆73Updated this week
- ☆92Updated last year
- PyGim is the first runtime framework to efficiently execute Graph Neural Networks (GNNs) on real Processing-in-Memory systems. It provide…☆27Updated 3 months ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆36Updated 2 weeks ago
- ordspecsim: The Swarm architecture simulator☆25Updated 2 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆78Updated last year
- SST Architectural Simulation Components and Libraries☆96Updated this week
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆82Updated 2 months ago
- ☆27Updated 2 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆46Updated 8 years ago
- ☆20Updated 2 years ago
- A customizable hardware prefetching framework using online reinforcement learning as described in the MICRO 2021 paper by Bera et al. (ht…☆144Updated 4 months ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆77Updated 6 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆23Updated 4 months ago
- This is where gem5 based DRAM cache models live.☆17Updated 2 years ago