SNU-HPCS / 3D-FPIMLinks
3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)
☆14Updated 2 years ago
Alternatives and similar repositories for 3D-FPIM
Users that are interested in 3D-FPIM are comparing it to the libraries listed below
Sorting:
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆30Updated 7 months ago
- A Cycle-level simulator for M2NDP☆30Updated 3 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆20Updated last year
- Heterogenous ML accelerator☆18Updated 3 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆54Updated 11 months ago
- ☆13Updated 5 years ago
- ☆65Updated 4 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- PyGim is the first runtime framework to efficiently execute Graph Neural Networks (GNNs) on real Processing-in-Memory systems. It provide…☆27Updated 3 months ago
- ☆20Updated 2 years ago
- NeuraChip Accelerator Simulator☆13Updated last year
- Graph accelerator on FPGAs and ASICs☆11Updated 6 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆24Updated 7 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆24Updated 5 months ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆82Updated 4 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆82Updated 3 months ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- this is a repository based on gem5 and aims to be modified for CXL☆23Updated 2 years ago
- ☆28Updated 3 years ago
- ☆11Updated 3 years ago
- ☆27Updated 2 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 6 months ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆12Updated 11 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Updated last month
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago