SNU-HPCS / 3D-FPIMLinks
3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)
☆18Updated 2 years ago
Alternatives and similar repositories for 3D-FPIM
Users that are interested in 3D-FPIM are comparing it to the libraries listed below
Sorting:
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆14Updated 3 years ago
- A Cycle-level simulator for M2NDP☆33Updated 5 months ago
- ☆70Updated 5 years ago
- Heterogenous ML accelerator☆20Updated 9 months ago
- ☆13Updated 6 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆63Updated last year
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- A Full-System Simulator for CXL-Based SSD Memory System☆39Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Updated 3 years ago
- ☆10Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- ☆29Updated 4 years ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆25Updated last year
- PIMeval simulator and PIMbench suite☆44Updated 2 months ago
- PyGim is the first runtime framework to efficiently execute Graph Neural Networks (GNNs) on real Processing-in-Memory systems. It provide…☆33Updated 9 months ago
- PUMA Compiler☆30Updated 3 months ago
- Examples of DPU programs using the UPMEM DPU SDK☆46Updated last year
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆48Updated 8 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆124Updated 9 months ago
- NeuraChip Accelerator Simulator☆15Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 4 years ago
- ☆26Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- ☆11Updated last year
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- ☆19Updated 2 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Updated 3 years ago
- ☆166Updated last year
- Graph accelerator on FPGAs and ASICs☆11Updated 7 years ago