SNU-HPCS / 3D-FPIM
3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)
☆12Updated last year
Alternatives and similar repositories for 3D-FPIM:
Users that are interested in 3D-FPIM are comparing it to the libraries listed below
- A Cycle-level simulator for M2NDP☆23Updated 2 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆15Updated last month
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- ☆13Updated 5 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 10 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆32Updated 2 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆42Updated 6 months ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆28Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- Heterogenous ML accelerator☆17Updated 4 months ago
- NeuraChip Accelerator Simulator☆11Updated 9 months ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆16Updated 3 weeks ago
- ☆9Updated 2 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- ☆63Updated 4 years ago
- ☆25Updated 3 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 8 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆15Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆33Updated 7 months ago
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆20Updated 2 months ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆48Updated 3 months ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 10 months ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆20Updated last week
- ☆29Updated 4 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆45Updated 2 months ago
- ☆17Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago