CMU-SAFARI / ASMSimLinks
This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend and memory scheduling policies like FRFCFS, ATLAS, TCM and slowdown estimation models, ASM and MISE. Based on the MICRO 2015 paper at https://users.ece.cmu.edu/~omutlu/pub/application-slowdown-model_micro15.pdf
☆13Updated 9 years ago
Alternatives and similar repositories for ASMSim
Users that are interested in ASMSim are comparing it to the libraries listed below
Sorting:
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 9 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated 11 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- ☆20Updated 5 years ago
- ☆19Updated 4 years ago
- ☆33Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- ☆63Updated 4 months ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆44Updated 3 months ago
- ☆15Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Tutorial Material from the SST Team☆20Updated 3 weeks ago
- Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of variou…☆19Updated 8 years ago
- Clio, ASPLOS'22.☆77Updated 3 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 6 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆11Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆14Updated 3 years ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 3 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆34Updated last month
- ☆20Updated 3 weeks ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Netrace: a network packet trace reader☆13Updated 11 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago