CMU-SAFARI / ASMSim
This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend and memory scheduling policies like FRFCFS, ATLAS, TCM and slowdown estimation models, ASM and MISE. Based on the MICRO 2015 paper at https://users.ece.cmu.edu/~omutlu/pub/application-slowdown-model_micro15.pdf
☆13Updated 9 years ago
Alternatives and similar repositories for ASMSim:
Users that are interested in ASMSim are comparing it to the libraries listed below
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆20Updated 4 years ago
- ☆18Updated 5 years ago
- ☆62Updated last month
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 9 months ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- ☆19Updated 4 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆36Updated 3 weeks ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆33Updated 4 years ago
- ☆32Updated 4 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 6 years ago
- Creating beautiful gem5 simulations☆47Updated 4 years ago
- ☆12Updated 9 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆31Updated this week
- ☆30Updated 9 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- ☆15Updated 2 years ago
- Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of variou…☆19Updated 8 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 9 years ago
- An FPGA-based NetTLP adapter☆25Updated 5 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 3 weeks ago
- (elastic) cuckoo hashing☆14Updated 4 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- pcie-bench code for NetFPGA/VCU709 cards☆35Updated 6 years ago