CMU-SAFARI / ASMSim
This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend and memory scheduling policies like FRFCFS, ATLAS, TCM and slowdown estimation models, ASM and MISE. Based on the MICRO 2015 paper at https://users.ece.cmu.edu/~omutlu/pub/application-slowdown-model_micro15.pdf
☆13Updated 8 years ago
Related projects ⓘ
Alternatives and complementary repositories for ASMSim
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 8 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- ☆55Updated 4 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- Artifact, reproducibility, and testing utilites for gem5☆20Updated 3 years ago
- Creating beautiful gem5 simulations☆45Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- An FPGA-based NetTLP adapter☆21Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of variou…☆19Updated 8 years ago
- ☆30Updated 4 years ago
- Championship Value Prediction (CVP) simulator.☆15Updated 3 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆85Updated 3 years ago
- ☆32Updated 3 years ago
- ☆18Updated 4 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 8 months ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 3 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆31Updated this week
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 7 months ago
- Memory System Microbenchmarks☆61Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆19Updated 2 weeks ago
- ☆29Updated 2 weeks ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆14Updated 9 months ago
- ☆20Updated last year