CMU-SAFARI / ASMSimLinks
This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend and memory scheduling policies like FRFCFS, ATLAS, TCM and slowdown estimation models, ASM and MISE. Based on the MICRO 2015 paper at https://users.ece.cmu.edu/~omutlu/pub/application-slowdown-model_micro15.pdf
☆13Updated 9 years ago
Alternatives and similar repositories for ASMSim
Users that are interested in ASMSim are comparing it to the libraries listed below
Sorting:
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 5 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆11Updated 9 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆15Updated last year
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- Memory System Microbenchmarks☆64Updated 2 years ago
- A parallel and distributed simulator for thousand-core chips☆26Updated 7 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- ☆17Updated 3 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- ☆35Updated 4 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Updated 3 weeks ago
- ☆69Updated 8 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆22Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13Updated 5 years ago
- ☆20Updated 5 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆75Updated last month
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆43Updated 8 years ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11Updated 3 years ago
- (elastic) cuckoo hashing☆14Updated 5 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- ☆20Updated 4 years ago
- ☆22Updated this week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- SmartNIC☆14Updated 6 years ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆75Updated 3 weeks ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆51Updated 2 weeks ago
- pcie-bench code for NetFPGA/VCU709 cards☆41Updated 7 years ago