CMU-SAFARI / ASMSim
This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend and memory scheduling policies like FRFCFS, ATLAS, TCM and slowdown estimation models, ASM and MISE. Based on the MICRO 2015 paper at https://users.ece.cmu.edu/~omutlu/pub/application-slowdown-model_micro15.pdf
☆13Updated 9 years ago
Alternatives and similar repositories for ASMSim:
Users that are interested in ASMSim are comparing it to the libraries listed below
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆20Updated 4 years ago
- ☆18Updated 5 years ago
- HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…☆18Updated 9 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 9 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- ☆62Updated last month
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Creating beautiful gem5 simulations☆47Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 6 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆36Updated last month
- An FPGA-based NetTLP adapter☆25Updated 5 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆25Updated 10 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- ☆19Updated 4 years ago
- ☆33Updated 4 years ago
- ☆12Updated 9 years ago
- ☆32Updated 4 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆35Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 6 months ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 5 years ago
- (elastic) cuckoo hashing☆14Updated 4 years ago
- ☆12Updated 2 years ago