CMU-SAFARI / ASMSim
This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend and memory scheduling policies like FRFCFS, ATLAS, TCM and slowdown estimation models, ASM and MISE. Based on the MICRO 2015 paper at https://users.ece.cmu.edu/~omutlu/pub/application-slowdown-model_micro15.pdf
☆13Updated 8 years ago
Alternatives and similar repositories for ASMSim:
Users that are interested in ASMSim are comparing it to the libraries listed below
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 9 years ago
- ☆18Updated 4 years ago
- ☆59Updated 6 months ago
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆13Updated 9 years ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆39Updated 5 months ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 9 months ago
- Tutorial Material from the SST Team☆18Updated 8 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated last year
- Clio, ASPLOS'22.☆71Updated 2 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- P4 compatible HLS modules☆10Updated 6 years ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- ☆18Updated 3 years ago
- ☆33Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of variou…☆19Updated 8 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆29Updated last month
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 6 months ago
- ☆18Updated last year
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆41Updated 6 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- A wrapper for the SPEC CPU2006 benchmark suite.☆86Updated 3 years ago
- Memory System Microbenchmarks☆62Updated last year
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆21Updated last month