CMU-SAFARI / ASMSimLinks
This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend and memory scheduling policies like FRFCFS, ATLAS, TCM and slowdown estimation models, ASM and MISE. Based on the MICRO 2015 paper at https://users.ece.cmu.edu/~omutlu/pub/application-slowdown-model_micro15.pdf
☆13Updated 9 years ago
Alternatives and similar repositories for ASMSim
Users that are interested in ASMSim are comparing it to the libraries listed below
Sorting:
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- ☆33Updated 4 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 9 years ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- ☆63Updated 4 months ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆45Updated 3 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆15Updated 2 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- ☆15Updated 3 years ago
- ☆20Updated 5 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆12Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆37Updated 6 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- ☆20Updated last month
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- ☆33Updated 5 years ago
- ☆33Updated 9 years ago
- Memory System Microbenchmarks☆63Updated 2 years ago
- A machine learning-based computer architecture simulator.☆22Updated 11 months ago
- (elastic) cuckoo hashing☆14Updated 5 years ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆18Updated 4 years ago
- SmartNIC☆14Updated 6 years ago