CMU-SAFARI / HWASimView external linksLinks
HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler paper that appeared at ACM TACO 2016: https://users.ece.cmu.edu/~omutlu/pub/dash_deadline-aware-heterogeneous-memory-scheduler_taco16.pdf
☆19Jan 11, 2016Updated 10 years ago
Alternatives and similar repositories for HWASim
Users that are interested in HWASim are comparing it to the libraries listed below
Sorting:
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆12Feb 12, 2016Updated 10 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆60Sep 30, 2019Updated 6 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- Neural Network Accelerator Simulator☆12May 19, 2016Updated 9 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- ☆15Dec 15, 2022Updated 3 years ago
- NATSA is the first near-data-processing accelerator for time series analysis based on the Matrix Profile (SCRIMP) algorithm. NATSA exploi…☆16Jun 14, 2023Updated 2 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆25Jan 7, 2025Updated last year
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Oct 9, 2020Updated 5 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Oct 9, 2020Updated 5 years ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆50Aug 21, 2018Updated 7 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆29Feb 23, 2024Updated last year
- Artifact for "Apparate: Rethinking Early Exits to Tame Latency-Throughput Tensions in ML Serving" [SOSP '24]☆25Nov 21, 2024Updated last year
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆28Mar 1, 2015Updated 10 years ago
- ☆26Jan 13, 2020Updated 6 years ago
- [NeurIPS2021] Exploring Architectural Ingredients of Adversarially Robust Deep Neural Networks☆34Jul 5, 2024Updated last year
- A Compiler-based System for Secure Memory Instrumentation and Execution in Enclaves☆29Feb 25, 2021Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Feb 6, 2023Updated 3 years ago
- ☆29Nov 5, 2021Updated 4 years ago
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆32Oct 13, 2023Updated 2 years ago
- A Cluster-Wide Model Manager to Accelerate DNN Training via Automated Training Warmup☆35Jan 9, 2023Updated 3 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Dec 27, 2022Updated 3 years ago
- Boost hardware utilization for ML training workloads via Inter-model Horizontal Fusion☆32May 15, 2024Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 3 months ago
- Datacenter simulation toolkit for the OpenDC project☆10Aug 24, 2020Updated 5 years ago
- General purpose RF IQ modulator using VGA graphics DAC☆11May 16, 2016Updated 9 years ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 3 weeks ago
- Visualization of an octree used to partition 3D point data☆11May 24, 2018Updated 7 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- A project to develope a self driving car with carla simulator and ROS2 carla bridge☆20Aug 23, 2025Updated 5 months ago
- Verilog implementation of MC68851 Memory Management Unit☆13Feb 26, 2018Updated 7 years ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆169Apr 29, 2024Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 2 months ago