CMU-SAFARI / Cache-Memory-Hog
Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of various applications. These programs were designed to demonstrate that application performance is nearly linearly correlated with cache access rate (as shown in Section 3.1 of Subramanian et al. "The Application Slow…
☆19Updated 8 years ago
Alternatives and similar repositories for Cache-Memory-Hog:
Users that are interested in Cache-Memory-Hog are comparing it to the libraries listed below
- Memory System Microbenchmarks☆62Updated 2 years ago
- Creating beautiful gem5 simulations☆47Updated 4 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆13Updated 9 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆25Updated 10 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- ☆18Updated 5 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 6 months ago
- Multiple approaches to statistical simulation for computer architects☆15Updated 4 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆31Updated last month
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆40Updated 5 years ago
- gem5 Tips & Tricks☆67Updated 5 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆28Updated 6 months ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆44Updated 6 years ago
- SST Architectural Simulation Components and Libraries☆95Updated this week
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆36Updated 3 weeks ago
- MAFIA: Multiple Application Framework for GPU architectures☆25Updated 3 years ago
- A low-overhead tool to periodically collect system-wide hardware performance counters on Intel64 systems.☆33Updated 2 years ago
- Championship Value Prediction (CVP) simulator.☆16Updated 4 years ago
- gem5 configuration for intel's skylake micro-architecture☆47Updated 3 years ago
- ☆12Updated 2 years ago
- Python Cache Hierarchy Simulator☆95Updated 5 months ago