CMU-SAFARI / Cache-Memory-Hog
Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of various applications. These programs were designed to demonstrate that application performance is nearly linearly correlated with cache access rate (as shown in Section 3.1 of Subramanian et al. "The Application Slow…
☆19Updated 8 years ago
Alternatives and similar repositories for Cache-Memory-Hog:
Users that are interested in Cache-Memory-Hog are comparing it to the libraries listed below
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- Memory System Microbenchmarks☆62Updated last year
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆27Updated 4 months ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆13Updated 8 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 4 years ago
- The Splash-3 benchmark suite☆42Updated last year
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆41Updated 6 years ago
- ☆18Updated 4 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆25Updated 9 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆38Updated 3 months ago
- Memory consistency model checking and test generation library.☆14Updated 8 years ago
- MAFIA: Multiple Application Framework for GPU architectures☆25Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆39Updated 5 years ago
- A low-overhead tool to periodically collect system-wide hardware performance counters on Intel64 systems.☆31Updated 2 years ago
- Multiple approaches to statistical simulation for computer architects☆15Updated 4 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆13Updated 5 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆15Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆31Updated this week
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆21Updated last month
- This is where gem5 based DRAM cache models live.☆15Updated last year
- gem5 configuration for intel's skylake micro-architecture☆46Updated 3 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year