CMU-SAFARI / Cache-Memory-Hog
Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of various applications. These programs were designed to demonstrate that application performance is nearly linearly correlated with cache access rate (as shown in Section 3.1 of Subramanian et al. "The Application Slow…
☆19Updated 8 years ago
Alternatives and similar repositories for Cache-Memory-Hog:
Users that are interested in Cache-Memory-Hog are comparing it to the libraries listed below
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- ☆18Updated 5 years ago
- Memory consistency model checking and test generation library.☆14Updated 8 years ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆43Updated 6 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆28Updated 5 months ago
- Championship Value Prediction (CVP) simulator.☆15Updated 4 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆60Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- MAFIA: Multiple Application Framework for GPU architectures☆25Updated 3 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆32Updated this week
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆45Updated 5 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆59Updated 4 years ago
- ☆30Updated 4 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆50Updated 5 years ago
- The Splash-3 benchmark suite☆42Updated last year
- gem5 simulator with a gpgpu+graphics GPU model☆52Updated 4 years ago
- ☆15Updated 4 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- SST Architectural Simulation Components and Libraries☆93Updated this week
- Heterogeneous simulator for DECADES Project☆31Updated 8 months ago
- Simulator or Non-Uniform Cache Architectures☆10Updated 6 years ago