CMU-SAFARI / Cache-Memory-HogLinks
Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of various applications. These programs were designed to demonstrate that application performance is nearly linearly correlated with cache access rate (as shown in Section 3.1 of Subramanian et al. "The Application Slow…
☆19Updated 8 years ago
Alternatives and similar repositories for Cache-Memory-Hog
Users that are interested in Cache-Memory-Hog are comparing it to the libraries listed below
Sorting:
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆13Updated 9 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆38Updated 3 months ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆34Updated 3 weeks ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 3 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36Updated last week
- The Splash-3 benchmark suite☆44Updated 2 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- Simulator or Non-Uniform Cache Architectures☆10Updated 6 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆44Updated 8 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆40Updated 6 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- MAFIA: Multiple Application Framework for GPU architectures☆27Updated 3 years ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆41Updated last week
- A low-overhead tool to periodically collect system-wide hardware performance counters on Intel64 systems.☆33Updated 2 years ago
- This is where gem5 based DRAM cache models live.☆16Updated 2 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- CATBench, the Intel Cache Allocation Technology benchmarking suite described in our tech report, "Simple Cache Partitioning for Networked…☆11Updated 7 years ago
- Python Cache Hierarchy Simulator☆97Updated 7 months ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago
- ☆33Updated 5 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆28Updated last year
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆81Updated last year
- ☆15Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago