CMU-SAFARI / Cache-Memory-HogLinks
Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of various applications. These programs were designed to demonstrate that application performance is nearly linearly correlated with cache access rate (as shown in Section 3.1 of Subramanian et al. "The Application Slow…
☆20Updated 8 years ago
Alternatives and similar repositories for Cache-Memory-Hog
Users that are interested in Cache-Memory-Hog are comparing it to the libraries listed below
Sorting:
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Memory System Microbenchmarks☆64Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 5 years ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 4 years ago
- ☆20Updated 5 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆13Updated 9 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆51Updated last week
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆28Updated 10 years ago
- Memory consistency model checking and test generation library.☆15Updated 9 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 7 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Simulator or Non-Uniform Cache Architectures☆10Updated 7 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- Python Cache Hierarchy Simulator☆99Updated 3 months ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated last year
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆41Updated 2 weeks ago
- An unofficial mirror of the core PARSEC 3.0 benchmark suite with patches to run on x86_64 Arch Linux and generalize builds.☆122Updated 3 years ago
- ☆19Updated 4 years ago
- ☆13Updated 3 years ago
- CleanupSpec (MICRO-2019)☆16Updated 5 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆60Updated last year
- SST Architectural Simulation Components and Libraries☆104Updated last week
- Artifact Evaluation Reproduction for "Software Prefetching for Indirect Memory Accesses", CGO 2017, using CK.☆41Updated 4 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆41Updated 6 years ago
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆62Updated 8 years ago
- The Splash-3 benchmark suite☆44Updated 2 years ago
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆101Updated this week
- A low-overhead tool to periodically collect system-wide hardware performance counters on Intel64 systems.☆32Updated 3 years ago