CMU-SAFARI / Cache-Memory-HogLinks
Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of various applications. These programs were designed to demonstrate that application performance is nearly linearly correlated with cache access rate (as shown in Section 3.1 of Subramanian et al. "The Application Slow…
☆21Updated 9 years ago
Alternatives and similar repositories for Cache-Memory-Hog
Users that are interested in Cache-Memory-Hog are comparing it to the libraries listed below
Sorting:
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Memory System Microbenchmarks☆65Updated 3 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆28Updated 10 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆12Updated 9 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- ☆21Updated 6 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Updated 5 years ago
- The Splash-3 benchmark suite☆45Updated 2 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 6 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 7 years ago
- ESESC: A Fast Multicore Simulator☆140Updated 3 months ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆62Updated last year
- Python Cache Hierarchy Simulator☆100Updated 6 months ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆31Updated last year
- Memory consistency model checking and test generation library.☆16Updated 9 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated last week
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆44Updated 3 months ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆50Updated 7 years ago
- Simulator or Non-Uniform Cache Architectures☆10Updated 7 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 5 months ago
- GARDENIA: Graph Analytics Repository for Designing Efficient Next-generation Accelerators☆34Updated 3 years ago
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆109Updated 3 months ago
- Artifact Evaluation Reproduction for "Software Prefetching for Indirect Memory Accesses", CGO 2017, using CK.☆43Updated 4 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆52Updated 7 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- CATBench, the Intel Cache Allocation Technology benchmarking suite described in our tech report, "Simple Cache Partitioning for Networked…☆12Updated 8 years ago
- SST Architectural Simulation Components and Libraries☆113Updated this week
- ☆13Updated 3 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆85Updated 2 years ago