CMU-SAFARI / Cache-Memory-Hog
Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of various applications. These programs were designed to demonstrate that application performance is nearly linearly correlated with cache access rate (as shown in Section 3.1 of Subramanian et al. "The Application Slow…
☆19Updated 8 years ago
Alternatives and similar repositories for Cache-Memory-Hog:
Users that are interested in Cache-Memory-Hog are comparing it to the libraries listed below
- Memory System Microbenchmarks☆62Updated 2 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- ☆18Updated 5 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆32Updated 3 weeks ago
- MAFIA: Multiple Application Framework for GPU architectures☆25Updated 3 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 5 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆13Updated 9 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆46Updated 6 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 4 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆28Updated 7 months ago
- This is where gem5 based DRAM cache models live.☆16Updated 2 years ago
- ☆61Updated 7 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆26Updated 11 years ago
- Championship Value Prediction (CVP) simulator.☆16Updated 4 years ago
- SST Architectural Simulation Components and Libraries☆95Updated last week
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- ☆32Updated 5 years ago
- gem5 configuration for intel's skylake micro-architecture☆47Updated 3 years ago
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆91Updated 5 months ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆76Updated 11 months ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆54Updated 5 years ago