CMU-SAFARI / Cache-Memory-Hog
Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of various applications. These programs were designed to demonstrate that application performance is nearly linearly correlated with cache access rate (as shown in Section 3.1 of Subramanian et al. "The Application Slow…
☆19Updated 7 years ago
Related projects: ⓘ
- Memory System Microbenchmarks☆60Updated last year
- A fast and scalable x86-64 multicore simulator☆30Updated 3 years ago
- Creating beautiful gem5 simulations☆44Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 3 years ago
- A survey on architectural simulators focused on CPU caches.☆15Updated 4 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆27Updated last year
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆40Updated 6 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆13Updated 8 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆31Updated last week
- gem5 configuration for intel's skylake micro-architecture☆44Updated 2 years ago
- A low-overhead tool to periodically collect system-wide hardware performance counters on Intel64 systems.☆31Updated 2 years ago
- The Splash-3 benchmark suite☆40Updated last year
- ☆51Updated 7 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆25Updated 9 years ago
- ☆18Updated 4 years ago
- gem5 simulator with a gpgpu+graphics GPU model☆46Updated 4 years ago
- Simulator or Non-Uniform Cache Architectures☆10Updated 6 years ago
- Artifact, reproducibility, and testing utilites for gem5☆19Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- ☆21Updated last month
- Memory consistency model checking and test generation library.☆13Updated 7 years ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆45Updated 4 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆42Updated 5 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 9 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆72Updated 10 months ago
- Examples of DPU programs using the UPMEM DPU SDK☆35Updated 3 months ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆34Updated 2 years ago