CMU-SAFARI / Cache-Memory-HogLinks
Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of various applications. These programs were designed to demonstrate that application performance is nearly linearly correlated with cache access rate (as shown in Section 3.1 of Subramanian et al. "The Application Slow…
☆20Updated 8 years ago
Alternatives and similar repositories for Cache-Memory-Hog
Users that are interested in Cache-Memory-Hog are comparing it to the libraries listed below
Sorting:
- Memory System Microbenchmarks☆63Updated 2 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆49Updated last week
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated 11 months ago
- Python Cache Hierarchy Simulator☆99Updated last month
- ESESC: A Fast Multicore Simulator☆138Updated 3 years ago
- SST Architectural Simulation Components and Libraries☆101Updated this week
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 7 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆38Updated last month
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆173Updated last week
- The Splash-3 benchmark suite☆44Updated 2 years ago
- ☆20Updated 5 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago
- ☆33Updated 5 years ago
- A heterogeneous architecture timing model simulator.☆165Updated this week
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆74Updated last week
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆49Updated 7 years ago
- An unofficial mirror of the core PARSEC 3.0 benchmark suite with patches to run on x86_64 Arch Linux and generalize builds.☆119Updated 3 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆13Updated 9 years ago
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆98Updated 9 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Multi2Sim source code☆132Updated 6 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- gem5 configuration for intel's skylake micro-architecture☆51Updated 3 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆85Updated 6 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago