CMU-SAFARI / Cache-Memory-HogLinks
Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of various applications. These programs were designed to demonstrate that application performance is nearly linearly correlated with cache access rate (as shown in Section 3.1 of Subramanian et al. "The Application Slow…
☆19Updated 8 years ago
Alternatives and similar repositories for Cache-Memory-Hog
Users that are interested in Cache-Memory-Hog are comparing it to the libraries listed below
Sorting:
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Memory System Microbenchmarks☆63Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- SST Architectural Simulation Components and Libraries☆96Updated last week
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆13Updated 9 years ago
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆62Updated 7 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆35Updated last month
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 10 months ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆167Updated last week
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated 9 months ago
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆28Updated last year
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- ☆64Updated 5 months ago
- The Splash-3 benchmark suite☆44Updated 2 years ago
- ☆20Updated 5 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- ☆19Updated 4 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 5 years ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆49Updated 6 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆45Updated 4 months ago
- ☆63Updated 8 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 4 years ago
- A heterogeneous architecture timing model simulator.☆161Updated 7 months ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆82Updated 5 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago