Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of various applications. These programs were designed to demonstrate that application performance is nearly linearly correlated with cache access rate (as shown in Section 3.1 of Subramanian et al. "The Application Slow…
☆19Nov 2, 2016Updated 9 years ago
Alternatives and similar repositories for Cache-Memory-Hog
Users that are interested in Cache-Memory-Hog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Oct 9, 2020Updated 5 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- ☆14Dec 15, 2022Updated 3 years ago
- The GitHub repository containing all resources used in the 4th Data Prefetching Championship (DPC4), co-located with HPCA 2026.☆16Jun 9, 2026Updated last month
- HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…☆19Jan 11, 2016Updated 10 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Ariadne is a new compressed swap scheme for mobile devices that reduces application relaunch latency and CPU usage while increasing the n…☆15Feb 19, 2025Updated last year
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆32Oct 13, 2023Updated 2 years ago
- Source code for the software implementations of the GenASM algorithms proposed in our MICRO 2020 paper: Senol Cali et. al., "GenASM: A Hi…☆32Dec 19, 2022Updated 3 years ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆18May 17, 2024Updated 2 years ago
- oldisimulator is a framework to support benchmarks that emulate OnLine Data-Intensive (OLDI) workloads.☆17Jan 8, 2018Updated 8 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- ☆13Jan 8, 2020Updated 6 years ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 4 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆62Sep 30, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago
- CoMeT is a new low-cost RowHammer mitigation that uses Count-Min Sketch-based aggressor row tracking, as described in our HPCA'24 paper h…☆11Jan 23, 2026Updated 5 months ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆90Mar 23, 2026Updated 3 months ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆17Aug 2, 2019Updated 6 years ago
- Source code of the processing-in-memory simulator used in the GRIM-Filter paper published at BMC Genomics in 2018: "GRIM-Filter: Fast See…☆11Feb 5, 2018Updated 8 years ago
- Source code for testing the Row Hammer error mechanism in DRAM devices. Described in the ISCA 2014 paper by Kim et al. at http://users.ec…☆239Sep 2, 2015Updated 10 years ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆14May 8, 2021Updated 5 years ago
- Code/instructions for various slides/demos I've given☆12Oct 27, 2017Updated 8 years ago
- DRAM error-correction code (ECC) simulator incorporating statistical error properties and DRAM design characteristics for inferring pre-c…☆10Dec 7, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Source code for the software implementation of SeGraM proposed in our ISCA 2022 paper: Senol Cali et. al., "SeGraM: A Universal Hardware …☆13Nov 3, 2022Updated 3 years ago
- TransPimLib is a library for transcendental (and other hard-to-calculate) functions in general-purpose PIM systems, TransPimLib provides …☆16Apr 21, 2023Updated 3 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- A Toy-Purpose TPU Simulator☆24Jun 7, 2024Updated 2 years ago
- The ZOT Bounded Model/Satisfiability Checker (previously hosted as zot.googlecode.com)☆10Jan 11, 2021Updated 5 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆27Sep 25, 2013Updated 12 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆19May 17, 2020Updated 6 years ago
- Cloud Native VM☆18Dec 2, 2015Updated 10 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆59Jun 12, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A shell interpreter project like csh, sh, bash , etc.☆11Mar 30, 2013Updated 13 years ago
- Source code & scripts for experimental characterization and demonstration of performing NOT and up to 16-input AND, NAND, OR, and NOR ope…☆15Apr 9, 2024Updated 2 years ago
- A customizable hardware prefetching framework using online reinforcement learning as described in the MICRO 2021 paper by Bera et al. (ht…☆163May 27, 2026Updated last month
- MOVED: now at https://opendev.org/x/performa☆10Sep 26, 2019Updated 6 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated 2 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆30Jul 29, 2020Updated 5 years ago
- acmeair-netflixoss-dockerlocal☆13Aug 22, 2014Updated 11 years ago