CMU-SAFARI / Cache-Memory-HogLinks
Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of various applications. These programs were designed to demonstrate that application performance is nearly linearly correlated with cache access rate (as shown in Section 3.1 of Subramanian et al. "The Application Slow…
☆20Updated 8 years ago
Alternatives and similar repositories for Cache-Memory-Hog
Users that are interested in Cache-Memory-Hog are comparing it to the libraries listed below
Sorting:
- Memory System Microbenchmarks☆63Updated 2 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆38Updated last month
- ☆20Updated 5 years ago
- A low-overhead tool to periodically collect system-wide hardware performance counters on Intel64 systems.☆32Updated 3 years ago
- The gem5 Bootcamp 2022 environment. Archived.☆35Updated last year
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆84Updated 6 years ago
- ☆33Updated 5 years ago
- The Splash-3 benchmark suite☆44Updated 2 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆47Updated 2 weeks ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 6 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 7 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆74Updated 11 months ago
- ☆17Updated 4 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆41Updated 6 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆13Updated 9 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆171Updated 2 weeks ago
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆98Updated 9 months ago
- SST Architectural Simulation Components and Libraries☆99Updated last week
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Benchmarks of Deep Neural Networks☆37Updated 4 years ago
- Python Cache Hierarchy Simulator☆99Updated last month
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆78Updated last year
- gem5 configuration for intel's skylake micro-architecture☆51Updated 3 years ago