CMU-SAFARI / Cache-Memory-HogLinks
Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of various applications. These programs were designed to demonstrate that application performance is nearly linearly correlated with cache access rate (as shown in Section 3.1 of Subramanian et al. "The Application Slow…
☆21Updated 9 years ago
Alternatives and similar repositories for Cache-Memory-Hog
Users that are interested in Cache-Memory-Hog are comparing it to the libraries listed below
Sorting:
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Memory System Microbenchmarks☆65Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated last year
- ☆20Updated 5 years ago
- Python Cache Hierarchy Simulator☆100Updated 4 months ago
- The Splash-3 benchmark suite☆45Updated 2 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆42Updated 2 months ago
- ESESC: A Fast Multicore Simulator☆140Updated last month
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 7 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆49Updated 4 months ago
- SST Architectural Simulation Components and Libraries☆109Updated this week
- A heterogeneous architecture timing model simulator.☆173Updated 3 months ago
- ☆67Updated 8 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆12Updated 9 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated 2 weeks ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆84Updated 2 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆184Updated this week
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- gem5 configuration for intel's skylake micro-architecture☆52Updated 3 years ago
- An unofficial mirror of the core PARSEC 3.0 benchmark suite with patches to run on x86_64 Arch Linux and generalize builds.☆124Updated 3 years ago
- This is where gem5 based DRAM cache models live.☆18Updated 2 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36Updated 6 months ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆41Updated 6 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- ☆34Updated 5 years ago