CMU-SAFARI / Cache-Memory-Hog
Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of various applications. These programs were designed to demonstrate that application performance is nearly linearly correlated with cache access rate (as shown in Section 3.1 of Subramanian et al. "The Application Slow…
☆19Updated 8 years ago
Alternatives and similar repositories for Cache-Memory-Hog
Users that are interested in Cache-Memory-Hog are comparing it to the libraries listed below
Sorting:
- Memory System Microbenchmarks☆62Updated 2 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- ☆18Updated 5 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆32Updated last week
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- Simulator or Non-Uniform Cache Architectures☆10Updated 6 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆13Updated 9 years ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆49Updated 6 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated 7 months ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆38Updated 2 months ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 8 months ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆35Updated 2 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- MAFIA: Multiple Application Framework for GPU architectures☆27Updated 3 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 5 years ago
- The Splash-3 benchmark suite☆44Updated 2 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆55Updated 5 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- Benchmarks of Deep Neural Networks☆37Updated 3 years ago
- gem5 configuration for intel's skylake micro-architecture☆48Updated 3 years ago
- This is where gem5 based DRAM cache models live.☆16Updated 2 years ago
- Python Cache Hierarchy Simulator☆97Updated 7 months ago