CMU-SAFARI / VictimaLinks
Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the underutilized resources of the cache hierarchy, as desribed in the MICRO 2023 paper by Kanellopoulos et al. (https://arxiv.org/pdf/2310.04158/)
☆32Updated 2 years ago
Alternatives and similar repositories for Victima
Users that are interested in Victima are comparing it to the libraries listed below
Sorting:
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆43Updated 3 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆63Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆38Updated last year
- A full-system, cycle-level simulator based on gem5 that provides complete support for all three CXL sub-protocols and all three types of …☆125Updated 2 weeks ago
- A Full-System Simulator for CXL-Based SSD Memory System☆39Updated last year
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆32Updated 3 months ago
- ☆81Updated 5 years ago
- (elastic) cuckoo hashing☆15Updated 5 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- ☆31Updated 4 years ago
- Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems☆16Updated 4 years ago
- A Cycle-level simulator for M2NDP☆32Updated 5 months ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆51Updated last year
- Pin based tool for simulation of rack-scale disaggregated memory systems☆32Updated 10 months ago
- This is where gem5 based DRAM cache models live.☆20Updated 2 years ago
- [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆49Updated 3 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 4 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Updated 5 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆122Updated 8 months ago
- ☆15Updated 2 years ago
- ☆17Updated last year
- ☆113Updated 2 years ago
- OSDI'24 Nomad implementation☆55Updated 6 months ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆94Updated 6 years ago
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆108Updated 3 months ago
- ☆29Updated 2 years ago
- VANS: A validated NVRAM simulator☆26Updated 2 years ago
- A standalone CXL-enabled system simulator.☆18Updated 3 weeks ago
- ☆20Updated 3 years ago
- ☆31Updated last week