CMU-SAFARI / SMASHLinks
SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of SMASH is to compress sparse matrices with a hierarchical bitmap compression format that can be accelerated from hardware. Described by Kanellopoulos et al. (MICRO '19) https://people.inf.ethz.ch/omutlu/pub/SMA…
☆17Updated 5 years ago
Alternatives and similar repositories for SMASH
Users that are interested in SMASH are comparing it to the libraries listed below
Sorting:
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 10 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆20Updated 7 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆101Updated 7 months ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆59Updated 6 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆52Updated 7 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- Tutorial Material from the SST Team☆25Updated 5 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 3 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆49Updated 6 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Updated 5 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- ☆15Updated 4 years ago
- Python Cache Hierarchy Simulator☆100Updated 6 months ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆19Updated 4 years ago
- agile hardware-software co-design☆52Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- ☆22Updated 4 years ago
- Netrace: a network packet trace reader☆14Updated 11 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 3 weeks ago