SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of SMASH is to compress sparse matrices with a hierarchical bitmap compression format that can be accelerated from hardware. Described by Kanellopoulos et al. (MICRO '19) https://people.inf.ethz.ch/omutlu/pub/SMA…
☆18May 17, 2020Updated 5 years ago
Alternatives and similar repositories for SMASH
Users that are interested in SMASH are comparing it to the libraries listed below
Sorting:
- CoMeT is a new low-cost RowHammer mitigation that uses Count-Min Sketch-based aggressor row tracking, as described in our HPCA'24 paper h…☆11Jan 23, 2026Updated last month
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Feb 6, 2023Updated 3 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Aug 2, 2019Updated 6 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- New RowHammer mitigation mechanism that is area-, performance-, and energy-efficient especially at very low (e.g., 125) RowHammer thresho…☆17May 2, 2024Updated last year
- HSAIL LLVM Tree - Development has stopped on this branch This was a development branch☆16Aug 20, 2016Updated 9 years ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- Oversubscription of GPU Memory through Transparent Swapping☆15Mar 27, 2015Updated 10 years ago
- Source code for the Shifted Hamming Distance (SHD) filtering mechanism for sequence alignment. Described in the Bioinformatics journal pa…☆36Mar 29, 2020Updated 5 years ago
- Simplified Interface to Complex Memory☆28Aug 31, 2023Updated 2 years ago
- ☆23Feb 16, 2022Updated 4 years ago
- NVBIO is a library of reusable components designed to accelerate bioinformatics applications using CUDA.☆57Aug 21, 2014Updated 11 years ago
- A CUDA implementation of the Tsetlin Machine based on bitwise operators☆26Aug 19, 2019Updated 6 years ago
- soap - Structural Optimisation of Arithmetic Programs☆24May 9, 2016Updated 9 years ago
- A simple array math library in Rust on top of OpenCL☆29Jun 11, 2017Updated 8 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆29Oct 12, 2025Updated 4 months ago
- A framework for pipelined computing on GPU☆30Jul 17, 2019Updated 6 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆33Aug 21, 2024Updated last year
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Jun 22, 2025Updated 8 months ago
- ☆11May 16, 2025Updated 9 months ago
- Source code for the software implementations of the GenASM algorithms proposed in our MICRO 2020 paper: Senol Cali et. al., "GenASM: A Hi…☆32Dec 19, 2022Updated 3 years ago
- Proximal Asynchronous SAGA☆13Nov 30, 2017Updated 8 years ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆13Jun 26, 2025Updated 8 months ago
- This github repository hosts the code used within my thesis work and my last publication.☆12Jul 20, 2017Updated 8 years ago
- Benchmarks of artificial neural network library for Spark MLlib☆11Dec 3, 2015Updated 10 years ago
- Factorization Machines for Julia☆11Aug 26, 2016Updated 9 years ago
- An AMD am2901 4-bit ALU slice☆10Feb 14, 2023Updated 3 years ago
- A speicifically designed KV store for blockchain systems☆11Mar 10, 2025Updated 11 months ago
- Sample Python code that demonstrates how to use the Python client to work with Riak TS (Time Series)☆11Aug 30, 2016Updated 9 years ago
- FTRL-Proximal Online Learning Algorithm☆15May 22, 2017Updated 8 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆13Feb 11, 2026Updated 3 weeks ago
- VLSI VS1053b DSP Audio Processor Example Projects and Resources☆11Jan 17, 2018Updated 8 years ago
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 5 years ago
- Includes a file with zstd compression in Rust☆13Feb 17, 2023Updated 3 years ago
- A Truffle Clojure Interpreter (playground)☆12May 15, 2021Updated 4 years ago
- Bash-style pipelining for Python generators.☆17Apr 20, 2011Updated 14 years ago
- Programming with LVars, by example☆36Jul 20, 2015Updated 10 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆13Dec 15, 2025Updated 2 months ago
- Prototype for a SPIR-V assembler and dissasembler. It provides a composable Java interface for generating SPIR-V code at runtime.☆13Oct 31, 2025Updated 4 months ago