CMU-SAFARI / SMASHLinks
SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of SMASH is to compress sparse matrices with a hierarchical bitmap compression format that can be accelerated from hardware. Described by Kanellopoulos et al. (MICRO '19) https://people.inf.ethz.ch/omutlu/pub/SMA…
☆16Updated 5 years ago
Alternatives and similar repositories for SMASH
Users that are interested in SMASH are comparing it to the libraries listed below
Sorting:
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆96Updated 2 weeks ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated 3 weeks ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- ☆23Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 9 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆41Updated 11 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆20Updated last year
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- FPGA version of Rodinia in HLS C/C++☆38Updated 4 years ago
- ☆92Updated last year
- Fibertree emulator☆12Updated 8 months ago
- SST Architectural Simulation Components and Libraries☆96Updated this week
- CGRA Compilation Framework☆85Updated 2 years ago
- Tutorial Material from the SST Team☆21Updated last month
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 10 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago