CMU-SAFARI / SMASH
SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of SMASH is to compress sparse matrices with a hierarchical bitmap compression format that can be accelerated from hardware. Described by Kanellopoulos et al. (MICRO '19) https://people.inf.ethz.ch/omutlu/pub/SMA…
☆16Updated 4 years ago
Alternatives and similar repositories for SMASH:
Users that are interested in SMASH are comparing it to the libraries listed below
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆20Updated 4 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- ☆91Updated last year
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆39Updated 2 weeks ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- A Toy-Purpose TPU Simulator☆16Updated 9 months ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 10 months ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆51Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- The programming runtime and interfaces for ARENA.☆14Updated 3 years ago
- A graph linear algebra overlay☆51Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 6 months ago
- EQueue Dialect☆40Updated 3 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆20Updated last week
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago