CMU-SAFARI / SMASH
SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of SMASH is to compress sparse matrices with a hierarchical bitmap compression format that can be accelerated from hardware. Described by Kanellopoulos et al. (MICRO '19) https://people.inf.ethz.ch/omutlu/pub/SMA…
☆15Updated 4 years ago
Alternatives and similar repositories for SMASH:
Users that are interested in SMASH are comparing it to the libraries listed below
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- ☆89Updated 11 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated last year
- A graph linear algebra overlay☆50Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆20Updated last week
- A High-Level DRAM Timing, Power and Area Exploration Tool☆27Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated last month
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 4 months ago
- MAFIA: Multiple Application Framework for GPU architectures☆25Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆60Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 5 months ago
- ☆24Updated 4 months ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- ETHZ Heterogeneous Accelerated Compute Cluster.☆31Updated last month
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆42Updated 6 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- Fibertree emulator☆12Updated 2 months ago
- ☆33Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆30Updated 8 months ago
- A Toy-Purpose TPU Simulator☆12Updated 7 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago
- ☆27Updated 5 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆85Updated 3 months ago