coltonshane / WAVE-Vivado
HDL and C source for WAVE Zynq Ultrascale+ SoC
☆18Updated 3 years ago
Alternatives and similar repositories for WAVE-Vivado:
Users that are interested in WAVE-Vivado are comparing it to the libraries listed below
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- MIPI CSI-2 RX☆31Updated 3 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆25Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Video Stream Scaler☆40Updated 10 years ago
- Extensible FPGA control platform☆59Updated last year
- IEEE P1735 decryptor for VHDL☆31Updated 9 years ago
- Verilog Repository for GIT☆32Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- MMC (and derivative standards) host controller☆23Updated 4 years ago
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated 2 months ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆61Updated 4 months ago
- ☆56Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 3 years ago
- Verilog FT245 to AXI stream interface☆28Updated 6 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated 11 months ago
- Open FPGA Modules☆23Updated 5 months ago
- ☆18Updated 4 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆28Updated 4 months ago