"Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"
☆16Aug 13, 2023Updated 2 years ago
Alternatives and similar repositories for RTL-Coding
Users that are interested in RTL-Coding are comparing it to the libraries listed below
Sorting:
- ☆13Dec 1, 2024Updated last year
- ☆17Jan 13, 2024Updated 2 years ago
- ☆18Jun 12, 2023Updated 2 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- ☆44Jul 20, 2023Updated 2 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- ☆11Apr 22, 2024Updated last year
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- A repository for exploring LLM-assisted code conversion to TL-Verilog.☆11Feb 20, 2026Updated last week
- In this project, low-pass filters and Kalman filters with different window function designs are used to denoise speech signals polluted i…☆11Feb 11, 2023Updated 3 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- ☆16Mar 27, 2024Updated last year
- a verilog snake game program☆11Oct 13, 2022Updated 3 years ago
- ☆10Nov 27, 2024Updated last year
- TransPimLib is a library for transcendental (and other hard-to-calculate) functions in general-purpose PIM systems, TransPimLib provides …☆15Apr 21, 2023Updated 2 years ago
- ☆16Apr 8, 2023Updated 2 years ago
- High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs☆20Feb 23, 2026Updated last week
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆14Nov 13, 2024Updated last year
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 2 months ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆15Jun 7, 2020Updated 5 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Jul 12, 2023Updated 2 years ago
- Open Source VLSI Tools☆27Feb 6, 2021Updated 5 years ago
- ☆18Jun 2, 2025Updated 9 months ago
- Simple GitHub Action workflows for validating a Streamlit app☆20May 8, 2025Updated 9 months ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆19Jul 10, 2020Updated 5 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆19Jan 29, 2026Updated last month
- Flappy Bird on Verilog☆16Jun 6, 2023Updated 2 years ago
- Hey guys this the project where i have implemented the Kalman filter for MPPT for solar PV module☆20Nov 8, 2017Updated 8 years ago
- ☆17Jun 17, 2021Updated 4 years ago
- VHDL extension for visual studio code☆20Mar 25, 2025Updated 11 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆110Jul 9, 2023Updated 2 years ago
- 🦜 Floq: Accelerate the world's discoveries through high-performance quantum simulation and optimization.☆19Sep 30, 2021Updated 4 years ago
- RISC-V Functional ISA Simulator☆20Jun 20, 2025Updated 8 months ago
- Basic VCD comparison tool, for Verilator testing☆22Feb 24, 2026Updated last week
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Apr 15, 2021Updated 4 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆33Nov 25, 2024Updated last year
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Sep 16, 2023Updated 2 years ago
- An 8-Bit CPU implemented in an FPGA☆21Jun 8, 2020Updated 5 years ago