"Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"
☆16Aug 13, 2023Updated 2 years ago
Alternatives and similar repositories for RTL-Coding
Users that are interested in RTL-Coding are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Dec 1, 2024Updated last year
- ☆17Jan 13, 2024Updated 2 years ago
- ☆18Jun 12, 2023Updated 2 years ago
- ☆16Mar 27, 2024Updated last year
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- ☆19Oct 20, 2025Updated 5 months ago
- ☆44Jul 20, 2023Updated 2 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- A repository for exploring LLM-assisted code conversion to TL-Verilog.☆14Feb 20, 2026Updated last month
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆14Nov 13, 2024Updated last year
- ☆11Apr 22, 2024Updated last year
- In this project, low-pass filters and Kalman filters with different window function designs are used to denoise speech signals polluted i…☆11Feb 11, 2023Updated 3 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 3 months ago
- ☆17Jun 17, 2021Updated 4 years ago
- ☆16Apr 8, 2023Updated 2 years ago
- a verilog snake game program☆11Oct 13, 2022Updated 3 years ago
- Open Source VLSI Tools☆28Feb 6, 2021Updated 5 years ago
- Workshop that is going to be given together with the UPduino dev board☆23Oct 29, 2021Updated 4 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Sep 16, 2023Updated 2 years ago
- An 8-Bit CPU implemented in an FPGA☆21Jun 8, 2020Updated 5 years ago
- Verilog Fundamentals Explained for Beginners and Professionals☆20Jan 15, 2023Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆107Jul 2, 2023Updated 2 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆19Jul 10, 2020Updated 5 years ago
- Hey guys this the project where i have implemented the Kalman filter for MPPT for solar PV module☆20Nov 8, 2017Updated 8 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆111Jul 9, 2023Updated 2 years ago
- Flappy Bird on Verilog☆16Jun 6, 2023Updated 2 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆26Aug 11, 2022Updated 3 years ago
- ☆117Dec 24, 2023Updated 2 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆33Nov 25, 2024Updated last year
- ☆10Nov 27, 2024Updated last year
- TransPimLib is a library for transcendental (and other hard-to-calculate) functions in general-purpose PIM systems, TransPimLib provides …☆15Apr 21, 2023Updated 2 years ago
- Examples for compiling code using the RISC-V gnu toolchain☆21Jan 3, 2026Updated 2 months ago
- Simple GitHub Action workflows for validating a Streamlit app☆20May 8, 2025Updated 10 months ago
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆33May 20, 2020Updated 5 years ago
- ☆42Sep 9, 2020Updated 5 years ago
- Raspberry Pi hat for autonomous vehicles☆40May 9, 2025Updated 10 months ago