Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory
☆43Oct 30, 2019Updated 6 years ago
Alternatives and similar repositories for pytorx
Users that are interested in pytorx are comparing it to the libraries listed below
Sorting:
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36May 19, 2022Updated 3 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆134Aug 27, 2018Updated 7 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Jun 1, 2021Updated 4 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆42Jan 12, 2021Updated 5 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆67Apr 17, 2023Updated 2 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆78Oct 10, 2022Updated 3 years ago
- ☆24Apr 20, 2024Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆181Feb 21, 2024Updated 2 years ago
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆35Jan 5, 2024Updated 2 years ago
- MNSIM version 1.1. We have uploaded a high-level modeling tool and please use this version: https://github.com/Zhu-Zhenhua/MNSIM_Python☆12Dec 12, 2019Updated 6 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆39Mar 30, 2022Updated 3 years ago
- A Simulation Framework for Memristive Deep Learning Systems☆180May 13, 2024Updated last year
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Oct 12, 2020Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆10Jun 1, 2021Updated 4 years ago
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 4 years ago
- The official code for [ECCV2020] "HALO: Hardware-aware Learning to Optimize"☆10Mar 22, 2023Updated 2 years ago
- Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd☆11Jan 31, 2021Updated 5 years ago
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆225Nov 3, 2021Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Dec 20, 2023Updated 2 years ago
- Scalable In-Memory Acceleration With Mesh: Device, Circuits, Architecture, and Algorithm☆16Oct 11, 2020Updated 5 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆15Mar 6, 2025Updated 11 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- [ICML 2022] ShiftAddNAS: Hardware-Inspired Search for More Accurate and Efficient Neural Networks☆15May 18, 2022Updated 3 years ago
- Simulator or Non-Uniform Cache Architectures☆10Aug 27, 2018Updated 7 years ago
- ☆14Aug 27, 2020Updated 5 years ago
- ☆14Mar 4, 2015Updated 11 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Jan 2, 2021Updated 5 years ago
- Spike with a coherence supported cache model☆14Jul 9, 2024Updated last year
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆18Jun 12, 2025Updated 8 months ago
- ☆71Jan 23, 2021Updated 5 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆531Jun 25, 2024Updated last year
- PUMA Compiler☆30Oct 13, 2025Updated 4 months ago
- ☆35Oct 14, 2025Updated 4 months ago
- Architecture for RRAM multilevel programming☆17Sep 6, 2018Updated 7 years ago
- Simulator for BitFusion☆101Aug 6, 2020Updated 5 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆212Apr 18, 2023Updated 2 years ago