Prananya123 / RTL-Coding
☆22Updated last year
Alternatives and similar repositories for RTL-Coding:
Users that are interested in RTL-Coding are comparing it to the libraries listed below
- ☆9Updated 2 years ago
- ☆105Updated last year
- This repo provide an index of VLSI content creators and their materials☆140Updated 4 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆103Updated 2 years ago
- ☆16Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆17Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆62Updated last year
- ☆40Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- Architectural design of data router in verilog☆28Updated 5 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- ☆130Updated 2 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆13Updated last year
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆13Updated 9 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆53Updated 2 years ago
- Static Timing Analysis Full Course☆46Updated 2 years ago
- opensource EDA tool flor VLSI design☆29Updated last year
- ☆16Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆23Updated 8 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 7 months ago
- ☆13Updated 10 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆68Updated 2 years ago
- Solve one design problem each day for a month☆39Updated last year
- ☆38Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆53Updated 9 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆9Updated 4 months ago
- ☆15Updated 6 months ago
- UVM and System Verilog Manuals☆37Updated 5 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆51Updated 2 years ago