casalebrunet / pynq_dma

Related projects: ⓘ

• jkorinth / chisel-packaging
  IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.
  ☆9Updated 5 years ago
• maltanar / rosetta
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆32Updated 6 years ago
• maltevesper / JetStream-hardware
  ☆22Updated 8 years ago
• FPGA-Research-Manchester / zynq-ultrascale-readback-capture
  This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…
  ☆13Updated 4 years ago
• hukenovs / fp23fftk
  Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).
  ☆53Updated 2 years ago
• delhatch / Zynq_UDP
  Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.
  ☆21Updated 3 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 8 years ago
• j-marjanovic / meta-zynqmp-pl-ps-interfaces
  ☆12Updated 2 years ago
• chiggs / oc_jpegencode
  Fork of OpenCores jpegencode with Cocotb testbench
  ☆42Updated 9 years ago
• AI-Vector-Accelerator / ava-core
  A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
  ☆29Updated 3 years ago
• bgottschall / reloc
  Designing Relocatable FPGA Partitions with Vivado Design Suite
  ☆9Updated 6 years ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆55Updated this week
• AEW2015 / PYNQ_PR_Overlay
  Adding PR to the PYNQ Overlay
  ☆17Updated 7 years ago
• IBM / rocc-software
  C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
  ☆52Updated 4 years ago
• pulp-platform / gvsoc
  Pulp virtual platform
  ☆21Updated 2 years ago
• fpgadeveloper / ethernet-fmc-max-throughput
  Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput
  ☆11Updated 10 months ago
• pulp-platform / axi_llc
  ☆17Updated last week
• Xilinx / bootgen
  bootgen source code
  ☆33Updated last month
• AlSaqr-platform / he-soc
  ☆29Updated this week
• rbkettlewell / trollstigen-fpga
  Open source fpga project leveraging vtr CAD flow.
  ☆26Updated last year
• GreenSocs / greenlib
  ☆19Updated this week
• c-thaler / DmaUnit
  A simple AXI4 DMA unit written in SpinalHDL.
  ☆14Updated 4 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆52Updated last year
• pulp-platform / hyperbus
  ☆18Updated 2 months ago
• isi-rcg / spicy
  Hot & Spicy tool suite
  ☆23Updated 2 years ago
• maltevesper / JetStream-driver
  ☆15Updated 8 years ago
• whatmough / CHIPKIT
  CHIPKIT: An agile, reusable open-source framework for rapid test chip development
  ☆38Updated 4 years ago
• Nic30 / hwtLib
  hardware library for hwt (= ipcore repo)
  ☆34Updated 3 months ago
• ripopov / gdb_systemc_trace
  gdb python scripts for SystemC design introspection and tracing
  ☆29Updated 5 years ago
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆19Updated 2 years ago