Tosainu / ultra96-fractal
Hardware accelerated Julia set explorer running on Ultra96
☆13Updated 9 months ago
Alternatives and similar repositories for ultra96-fractal:
Users that are interested in ultra96-fractal are comparing it to the libraries listed below
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- FOS - FPGA Operating System☆66Updated 4 years ago
- Adding PR to the PYNQ Overlay☆17Updated 8 years ago
- A multi-board Extended Kalman Filter (EKF)☆31Updated 6 years ago
- ☆53Updated 2 years ago
- "mmult" example using SDSoC for PYNQ board☆11Updated 8 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- 10G Ethernet MAC implementation☆21Updated 4 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆17Updated 4 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆52Updated 8 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated last year
- ☆36Updated 2 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆104Updated 3 months ago
- Zynq PR Management☆12Updated 9 years ago
- Basic Common Modules☆37Updated 5 months ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆54Updated 2 months ago
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- ☆44Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- Implementation VexRiscv on ultra96☆12Updated 3 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 9 months ago
- Board files to build the ZCU111 PYNQ image☆18Updated 2 years ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- Avnet Board Definition Files☆133Updated 3 weeks ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆18Updated 2 years ago