Tosainu / ultra96-fractalLinks
Hardware accelerated Julia set explorer running on Ultra96
☆13Updated last year
Alternatives and similar repositories for ultra96-fractal
Users that are interested in ultra96-fractal are comparing it to the libraries listed below
Sorting:
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- FOS - FPGA Operating System☆70Updated 4 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated last year
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Updated 8 years ago
- ☆53Updated 2 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆100Updated 6 years ago
- ☆37Updated 3 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Updated 6 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- ☆56Updated 2 years ago
- Open-Source HLS Examples for Microchip FPGAs☆45Updated this week
- Board files to build Ultra 96 PYNQ image☆155Updated 6 months ago
- 10G Ethernet MAC implementation☆21Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆58Updated 4 years ago
- Algorithmic C Math Library☆65Updated last month
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- Universal number Posit HDL Arithmetic Architecture generator☆61Updated 6 years ago
- Basic Common Modules☆41Updated last month
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 6 months ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆57Updated 6 months ago
- Adding PR to the PYNQ Overlay☆17Updated 8 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- PACoGen: Posit Arithmetic Core Generator☆73Updated 5 years ago
- Library of open source Process Design Kits (PDKs)☆48Updated 3 weeks ago