Tosainu / ultra96-fractalLinks
Hardware accelerated Julia set explorer running on Ultra96
☆13Updated last year
Alternatives and similar repositories for ultra96-fractal
Users that are interested in ultra96-fractal are comparing it to the libraries listed below
Sorting:
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- FOS - FPGA Operating System☆73Updated 5 years ago
- ☆55Updated 3 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated 4 months ago
- 10G Ethernet MAC implementation☆23Updated 5 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Updated 7 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆132Updated 5 months ago
- Networking Overlay on PYNQ☆50Updated 6 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Updated 9 years ago
- HOG + SVM on FPGA☆27Updated 5 years ago
- ☆19Updated last year
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 4 years ago
- PYNQ support and examples for Kria SOMs☆122Updated last year
- Avnet Board Definition Files☆139Updated 2 weeks ago
- PYNQ Composabe Overlays☆74Updated last year
- A Vivado HLS Command Line Helper Tool☆36Updated 4 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆63Updated 10 months ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- ☆58Updated 3 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- ☆51Updated 4 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Ubuntu 20.04 Desktop Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆14Updated 4 years ago
- Original FPGA platform☆71Updated this week
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆61Updated 3 years ago
- Basic Common Modules☆46Updated last month
- Synthesizable Higher-Order Functions (Patterns) for C++☆17Updated 7 years ago
- Adding PR to the PYNQ Overlay☆19Updated 8 years ago