CPU microarchitecture, step by step
☆187Jun 26, 2022Updated 3 years ago
Alternatives and similar repositories for schoolRISCV
Users that are interested in schoolRISCV are comparing it to the libraries listed below
Sorting:
- CPU microarchitecture, step by step☆207Nov 1, 2020Updated 5 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆17May 8, 2025Updated 10 months ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆63Sep 15, 2023Updated 2 years ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆47Nov 7, 2025Updated 4 months ago
- Digital Design Express Course☆19Apr 11, 2019Updated 6 years ago
- ☆25May 20, 2020Updated 5 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆964Nov 15, 2024Updated last year
- Полезные ресурсы по тематике FPGA / ПЛИС☆177Oct 28, 2025Updated 4 months ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆26Dec 5, 2024Updated last year
- Учебные материалы Альянса RISC-V☆16Jun 30, 2025Updated 8 months ago
- Материалы для курсов по проектированию цифровых вычислительных систем☆101Updated this week
- SystemVerilog language-oriented exercises☆144Feb 17, 2026Updated 2 weeks ago
- FPGA exercise for beginners☆158Updated this week
- FPGA exercise for beginners☆43Oct 13, 2025Updated 4 months ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆112Jun 27, 2019Updated 6 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago
- SystemVerilog language-oriented exercises☆57Feb 17, 2026Updated 2 weeks ago
- QEMU With E2K User Support☆52Apr 19, 2025Updated 10 months ago
- ChipEXPO 2020 Digital Design School Labs☆37Nov 11, 2022Updated 3 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆97Jan 27, 2024Updated 2 years ago
- Digital Design Labs☆25Dec 21, 2018Updated 7 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- open-source SDKs for the SCR1 core☆78Nov 15, 2024Updated last year
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 2 weeks ago
- Мето дические материалы по разработке процессора архитектуры RISC-V☆312Updated this week
- Articles and cheat sheets for web development☆24May 3, 2023Updated 2 years ago
- ☆21Jun 3, 2025Updated 9 months ago
- Examples for using pyuvm☆21Jun 5, 2024Updated last year
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- ☆33Feb 20, 2026Updated 2 weeks ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 4 months ago
- An optimized sample code for SHA256 and SHA512 using C intrinsic☆20May 31, 2020Updated 5 years ago
- RISCV Gem5 simulator flow for Architetture dei Sistemi di Elaborazione☆31Nov 5, 2025Updated 4 months ago
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Feb 28, 2026Updated last week
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year