CPU microarchitecture, step by step
☆197Jun 26, 2022Updated 4 years ago
Alternatives and similar repositories for schoolRISCV
Users that are interested in schoolRISCV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CPU microarchitecture, step by step☆214Nov 1, 2020Updated 6 years ago
- Репозиторий канала Verification For All☆17Oct 4, 2026Updated last month
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆67Sep 15, 2023Updated 3 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆55Sep 20, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ChipEXPO 2020 Digital Design School Labs☆39Nov 11, 2022Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,017Nov 15, 2024Updated last year
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆33Dec 5, 2024Updated last year
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 3 years ago
- Examples, projects and free modules for Cyclone IV (Omdazz)☆10Apr 26, 2022Updated 4 years ago
- Digital Design Express Course☆19Apr 11, 2019Updated 7 years ago
- ☆25May 20, 2020Updated 6 years ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆28Updated this week
- Исходные коды к Цифровой синтез: RISC-V☆15Sep 9, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Полезные ресурсы по тематике FPGA / ПЛИС☆186Oct 28, 2025Updated last year
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆113Jun 27, 2019Updated 7 years ago
- Материалы для курсов по проектированию цифровых вычислительных систем☆109Sep 26, 2026Updated last month
- FPGA exercise for beginners☆62Oct 10, 2026Updated last month
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- CORE-ET Silicon Platform☆87May 7, 2026Updated 6 months ago
- SystemVerilog language-oriented exercises☆76Jul 8, 2026Updated 4 months ago
- Digital Design Labs☆25Dec 21, 2018Updated 7 years ago
- Laboratory course on RISC-V Processor Development☆365Oct 31, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- FPGA exercise for beginners☆204Updated this week
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 3 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆19May 8, 2025Updated last year
- Методические материалы курса "Практикум по ПЛИС"☆52May 29, 2026Updated 5 months ago
- SystemVerilog language-oriented exercises☆199Jul 8, 2026Updated 4 months ago
- Various Verilog examples to gain knowledge and basic skills before working with MIPSfpga☆11Mar 16, 2016Updated 10 years ago
- Examples for using pyuvm☆23Jun 5, 2024Updated 2 years ago
- Учебные материалы Альянса RISC-V☆19Jun 30, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆101Jan 27, 2024Updated 2 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆28Jul 31, 2023Updated 3 years ago
- ☆50Nov 9, 2021Updated 5 years ago
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- Hardware generation library based on "Kernel IP" (KIP) cores: programmable execution kernels inferred from microarchitectural templates☆33Sep 24, 2026Updated last month
- ☆51Apr 1, 2026Updated 7 months ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
Are these results useful?