CPU microarchitecture, step by step
☆197Jun 26, 2022Updated 4 years ago
Alternatives and similar repositories for schoolRISCV
Users that are interested in schoolRISCV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CPU microarchitecture, step by step☆212Nov 1, 2020Updated 5 years ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆65Sep 15, 2023Updated 2 years ago
- Репозиторий канала Verification For All☆15May 27, 2026Updated 3 months ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆32Dec 5, 2024Updated last year
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆53May 16, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆20May 8, 2025Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,001Nov 15, 2024Updated last year
- Digital Design Express Course☆19Apr 11, 2019Updated 7 years ago
- ChipEXPO 2020 Digital Design School Labs☆39Nov 11, 2022Updated 3 years ago
- ☆25May 20, 2020Updated 6 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆183Oct 28, 2025Updated 10 months ago
- Материалы для курсов по проектированию цифровых вычислительных систем☆107Apr 23, 2026Updated 4 months ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆113Jun 27, 2019Updated 7 years ago
- FPGA exercise for beginners☆46Oct 13, 2025Updated 10 months ago
- Digital Design Labs☆25Dec 21, 2018Updated 7 years ago
- FPGA exercise for beginners☆187Updated this week
- SystemVerilog language-oriented exercises☆62Jul 8, 2026Updated 2 months ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆25Mar 7, 2026Updated 6 months ago
- Laboratory course on RISC-V Processor Development☆353Aug 10, 2026Updated last month
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 3 years ago
- Учебные материалы Альянса RISC-V☆17Jun 30, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Examples for using pyuvm☆23Jun 5, 2024Updated 2 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- Методические материалы курса "Практикум по ПЛИС"☆50May 29, 2026Updated 3 months ago
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- QEMU fork☆10Mar 12, 2021Updated 5 years ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆101Jan 27, 2024Updated 2 years ago
- SystemVerilog language-oriented exercises☆179Jul 8, 2026Updated 2 months ago
- ☆48Apr 1, 2026Updated 5 months ago
- CORE-ET Silicon Platform☆80May 7, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Jul 12, 2023Updated 3 years ago
- lowRISC Style Guides☆534Jul 8, 2026Updated 2 months ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- TCL scripts for FPGA (Xilinx)☆36Jul 5, 2022Updated 4 years ago
- Articles and cheat sheets for web development☆24May 3, 2023Updated 3 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,236Apr 21, 2026Updated 4 months ago