SystemVerilog language-oriented exercises
☆60Apr 2, 2026Updated 3 months ago
Alternatives and similar repositories for systemverilog-homework
Users that are interested in systemverilog-homework are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA exercise for beginners☆46Oct 13, 2025Updated 8 months ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆64Sep 15, 2023Updated 2 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- Laboratory course on RISC-V Processor Development☆340Updated this week
- Учебные материалы Альянса RISC-V☆16Jun 30, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆52May 16, 2026Updated last month
- FPGA exercise for beginners☆174Jun 25, 2026Updated last week
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆30Dec 5, 2024Updated last year
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆100Jan 27, 2024Updated 2 years ago
- Материалы для курсов по проектированию цифровых вычислительных систем☆106Apr 23, 2026Updated 2 months ago
- ☆46Apr 1, 2026Updated 3 months ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- CPU microarchitecture, step by step☆191Jun 26, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Полезные ресурсы по тематике FPGA / ПЛИС☆181Oct 28, 2025Updated 8 months ago
- SystemVerilog language-oriented exercises☆167Apr 2, 2026Updated 3 months ago
- DekatronPC - vacuum tube and cold-cathode tube based computer☆16Jun 14, 2026Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆985Nov 15, 2024Updated last year
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- PetaLinux BSPs for Digilent☆16Aug 15, 2016Updated 9 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- ☆49Nov 9, 2021Updated 4 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆45Oct 21, 2019Updated 6 years ago
- Classic Blink test for MIK32 AMUR by AO Mikron. Uses Makefile instead of VSCode.☆16May 1, 2025Updated last year
- ☆18Aug 2, 2021Updated 4 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- ☆15Dec 18, 2022Updated 3 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆16Mar 15, 2021Updated 5 years ago
- IPDBG☆13Aug 22, 2025Updated 10 months ago
- Микропроцессорные устройства☆14Feb 19, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Astra_S9_FPGA is a Powerful DevBoard from used Antminer S9 Control Board☆54Mar 7, 2026Updated 3 months ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)☆17Jan 7, 2020Updated 6 years ago
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆16Dec 26, 2023Updated 2 years ago
- ☆18Feb 27, 2023Updated 3 years ago
- Reverse-engineering of SEGA chips☆64Nov 21, 2025Updated 7 months ago
- Static Timing Analysis Full Course☆72Jan 14, 2023Updated 3 years ago