MPSU / PCU-Verilog-labs
Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"
☆11Updated last year
Related projects: ⓘ
- Mastering FPGASIC Book☆18Updated 2 years ago
- Лабораторные работы по ЦОС (python)☆8Updated 4 months ago
- Contains source code for sin/cos table verification using UVM☆20Updated 3 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆28Updated 2 months ago
- ☆11Updated last year
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆30Updated 3 weeks ago
- Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher☆14Updated 6 months ago
- ☆23Updated 4 years ago
- Методические материалы курса "Практикум по ПЛИС"☆16Updated 3 months ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆11Updated 10 years ago
- Digital Design Labs☆23Updated 5 years ago
- Testing FPGA2SDRAM interface on Altera Cyclone V SoC☆13Updated 9 years ago
- SDRAM controller for MIPSfpga+ system☆20Updated 3 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆22Updated 2 years ago
- ☆19Updated last year
- ☆46Updated 2 years ago
- Various JTAG boundary scan tools☆32Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 3 years ago
- SystemVerilog language-oriented exercises☆41Updated 3 weeks ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆13Updated 10 months ago
- GUI editor for hardware description designs☆26Updated last year
- QuSoC demo projects and template☆21Updated 3 months ago
- ☆16Updated 2 years ago
- human-in-the-loop HDL training tool☆31Updated 6 months ago
- FPGA exercise for beginners☆62Updated this week
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆18Updated last year
- Connecting FPGA and MCU using Ethernet RMII☆22Updated 8 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆37Updated 3 years ago
- Verilog (SystemVerilog) coding style☆39Updated 5 years ago
- ☆27Updated 2 years ago