Alternatives and similar repositories for PCU-Verilog-labs

Users that are interested in PCU-Verilog-labs are comparing it to the libraries listed below

• iDoka / book-mastering-fpgasic
  Mastering FPGASIC Book
  ☆18Updated 3 years ago
• iDoka / eda-scripts
  Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)
  ☆33Updated last year
• MPSU / FPGA_pract
  Методические материалы курса "Практикум по ПЛИС"
  ☆32Updated last month
• vlotnik / uvm_sin_cos_table
  Contains source code for sin/cos table verification using UVM
  ☆20Updated 4 years ago
• nrot / WaveGen
  ☆11Updated 2 years ago
• serge0699 / verif_elective_miet
  Репозиторий факультатива по функциональной верификации НИУ МИЭТ
  ☆13Updated 11 months ago
• FPGA-InsideOut / hdlgadgets
  human-in-the-loop HDL training tool
  ☆38Updated last year
• stcmtk / fpga-webinar-2020
  ☆24Updated 5 years ago
• TI-Bonn / vercolib_pcie
  VHDL PCIe Transceiver
  ☆29Updated 5 years ago
• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆24Updated 3 years ago
• FPGA-Systems / drawio-hdl-builder
  Drawio => VHDL and Verilog
  ☆56Updated last year
• zhelnio / ahb_lite_sdram
  SDRAM controller for MIPSfpga+ system
  ☆23Updated 4 years ago
• iDoka / awesome-fpga-boards
  Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…
  ☆94Updated 4 years ago
• esynr3z / adc-eval
  📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC
  ☆21Updated 2 years ago
• iDoka / asic-pinout-drawer
  Simple pin assignment generator for IC case
  ☆19Updated 8 years ago
• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆121Updated last week
• LukiLeu / FPGA_ADC
  An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components
  ☆46Updated 4 years ago
• MPSU / MIRISCV
  Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
  ☆19Updated 8 months ago
• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆166Updated 8 months ago
• asicguy / spacex_uart
  Project and presentation for SpaceX Application
  ☆14Updated 8 years ago
• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆42Updated 3 weeks ago
• tmeissner / cryptocores
  cryptography ip-cores in vhdl / verilog
  ☆41Updated 4 years ago
• emb4fun / neorv32-examples
  Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.
  ☆15Updated 8 months ago
• TommyE79 / SITLINV-FPGA_Board
  Xlinix Kintex 7 based PCIE development board
  ☆28Updated last year
• wyvernSemi / mem_model
  High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model
  ☆24Updated last month
• hukenovs / intfftk
  Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…
  ☆88Updated 2 years ago
• esynr3z / pyhdlsim
  Example of Python and PyTest powered workflow for a HDL simulation
  ☆15Updated 4 years ago
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆101Updated last month
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆74Updated 8 months ago
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆55Updated last month