Alternatives and similar repositories for PCU-Verilog-labs:

Users that are interested in PCU-Verilog-labs are comparing it to the libraries listed below

• iDoka / mastering-fpgasic-book
  Mastering FPGASIC Book
  ☆18Updated 3 years ago
• MPSU / FPGA_pract
  Методические материалы курса "Практикум по ПЛИС"
  ☆27Updated last week
• vlotnik / uvm_sin_cos_table
  Contains source code for sin/cos table verification using UVM
  ☆20Updated 3 years ago
• nrot / WaveGen
  ☆11Updated last year
• miet-mpsu-dsp / labs
  Лабораторные работы по ЦОС (python)
  ☆9Updated 9 months ago
• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆35Updated last month
• MPSU / MIRISCV
  Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
  ☆14Updated 2 months ago
• iDoka / eda-scripts
  Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)
  ☆31Updated 7 months ago
• stcmtk / fpga-webinar-2020
  ☆23Updated 4 years ago
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆63Updated last week
• yuri-panchul / yrv-plus
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆25Updated last year
• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆23Updated 3 years ago
• FPGA-InsideOut / hdlgadgets
  human-in-the-loop HDL training tool
  ☆37Updated 11 months ago
• NickolayTernovoy / risc-v_awesome_list
  ☆48Updated 3 years ago
• zhelnio / ahb_lite_sdram
  SDRAM controller for MIPSfpga+ system
  ☆22Updated 4 years ago
• MIPSfpga / digital-design-lab-manual
  Digital Design Labs
  ☆24Updated 6 years ago
• umarcor / hwstudio
  GUI editor for hardware description designs
  ☆27Updated last year
• wyvernSemi / mem_model
  High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model
  ☆21Updated 3 months ago
• FPGA-Systems / drawio-hdl-builder
  Drawio => VHDL and Verilog
  ☆52Updated last year
• emb4fun / neorv32-examples
  Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.
  ☆14Updated 3 months ago
• chipdesignschool / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆41Updated last week
• fpgacademy / DESim
  ☆42Updated last week
• iDoka / asic-pinout-drawer
  Simple pin assignment generator for IC case
  ☆18Updated 8 years ago
• RomeoMe5 / DDLM
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆54Updated last year
• TI-Bonn / vercolib_pcie
  VHDL PCIe Transceiver
  ☆26Updated 4 years ago
• LukiLeu / FPGA_ADC
  An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components
  ☆42Updated 3 years ago
• montedalrymple / yrv
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆17Updated 3 years ago
• dpretet / svlogger
  SystemVerilog Logger
  ☆17Updated 2 years ago
• DigitalDesignSchool / ce2020labs
  ChipEXPO 2020 Digital Design School Labs
  ☆36Updated 2 years ago
• Digilent / Arty-A7-35-XADC
  ☆18Updated 4 years ago