MPSU / PCU-Verilog-labsLinks
Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"
☆11Updated last year
Alternatives and similar repositories for PCU-Verilog-labs
Users that are interested in PCU-Verilog-labs are comparing it to the libraries listed below
Sorting:
- Методические материалы курса "Практикум по ПЛИС"☆29Updated last week
- Лабораторные работы по ЦОС (python)☆9Updated last month
- Mastering FPGASIC Book☆18Updated 3 years ago
- Contains source code for sin/cos table verification using UVM☆20Updated 4 years ago
- Открытый ознаком ительный курс "Введение в функциональную верификацию RISC-V ядер"☆36Updated last week
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆17Updated 6 months ago
- ☆23Updated 5 years ago
- ☆11Updated last year
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆32Updated 11 months ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆12Updated 9 months ago
- human-in-the-loop HDL training tool☆38Updated last year
- SystemVerilog language-oriented exercises☆88Updated 2 months ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- SystemVerilog language-oriented exercises☆45Updated 2 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 6 months ago
- GUI editor for hardware description designs☆28Updated last year
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆25Updated last year
- Various JTAG boundary scan tools☆35Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- Drawio => VHDL and Verilog☆55Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- ☆47Updated 3 years ago
- Triple Modular Redundancy☆26Updated 5 years ago
- USB-PD-3.1-Verilog☆14Updated last year
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- ☆16Updated 3 years ago
- Project and presentation for SpaceX Application☆14Updated 7 years ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆19Updated last month