MPSU / PCU-Verilog-labsLinks
Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"
☆11Updated last year
Alternatives and similar repositories for PCU-Verilog-labs
Users that are interested in PCU-Verilog-labs are comparing it to the libraries listed below
Sorting:
- Mastering FPGASIC Book☆18Updated 3 years ago
- Методические материалы курса "Практикум по ПЛИС"☆34Updated 2 months ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆33Updated last year
- Contains source code for sin/cos table verification using UVM☆20Updated 4 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆13Updated last year
- ☆11Updated 2 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆21Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- VHDL PCIe Transceiver☆30Updated 5 years ago
- human-in-the-loop HDL training tool☆38Updated last year
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆95Updated 4 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- Xlinix Kintex 7 based PCIE development board☆29Updated last year
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆43Updated last month
- Drawio => VHDL and Verilog☆57Updated last year
- GUI editor for hardware description designs☆28Updated 2 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated last month
- Small footprint and configurable SPI core☆42Updated 2 months ago
- ☆24Updated 5 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Updated 4 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Solving Sudokus using open source formal verification tools☆17Updated 3 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- Example projects for Quokka FPGA toolkit☆37Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- USB-PD-3.1-Verilog☆15Updated last year