MPSU / PCU-Verilog-labs
Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"
☆11Updated last year
Alternatives and similar repositories for PCU-Verilog-labs:
Users that are interested in PCU-Verilog-labs are comparing it to the libraries listed below
- Mastering FPGASIC Book☆18Updated 3 years ago
- Contains source code for sin/cos table verification using UVM☆20Updated 4 years ago
- Методические материалы курса "Практикум по ПЛИС"☆28Updated 2 weeks ago
- ☆23Updated 4 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆15Updated 4 months ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆32Updated 9 months ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- Лабораторные работы по ЦОС (python)☆9Updated 11 months ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆35Updated 2 months ago
- ☆11Updated last year
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- GUI editor for hardware description designs☆28Updated last year
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- USB-PD-3.1-Verilog☆13Updated last year
- UART in Verilog and VHDL☆11Updated 2 years ago
- Cortex-M0 DesignStart Wrapper☆18Updated 5 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆22Updated 5 months ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- human-in-the-loop HDL training tool☆38Updated last year
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆20Updated last year
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Updated 11 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆44Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆16Updated 2 years ago
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆13Updated last month
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- ☆19Updated 4 years ago
- Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher☆17Updated last year
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago