Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем
☆25Mar 7, 2026Updated 6 months ago
Alternatives and similar repositories for synth_school_verif_tasks
Users that are interested in synth_school_verif_tasks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- Репозиторий канала Verification For All☆15May 27, 2026Updated 3 months ago
- FPGA exercise for beginners☆46Oct 13, 2025Updated 10 months ago
- Laboratory course on RISC-V Processor Development☆353Aug 10, 2026Updated last month
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆32Dec 5, 2024Updated last year
- Методические материалы курса "Практикум по ПЛИС"☆50May 29, 2026Updated 3 months ago
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆53May 16, 2026Updated 3 months ago
- SystemVerilog language-oriented exercises☆179Jul 8, 2026Updated 2 months ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆65Sep 15, 2023Updated 2 years ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆101Jan 27, 2024Updated 2 years ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- FPGA exercise for beginners☆187Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Учебные материалы Альянса RISC-V☆17Jun 30, 2025Updated last year
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- ☆22Sep 2, 2026Updated last week
- ☆43Jun 8, 2026Updated 3 months ago
- Audio filtering with pyfda and cocotb☆13Sep 24, 2020Updated 5 years ago
- CPU microarchitecture, step by step☆197Jun 26, 2022Updated 4 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- ☆15Dec 18, 2022Updated 3 years ago
- STM32 Lib LCD1602 LCD2004 LCD0802 I2C or 4BIT☆15Aug 7, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- IPDBG☆13Aug 22, 2025Updated last year
- TangPrimer-20K-example project☆245Jun 6, 2026Updated 3 months ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 3 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆29Jul 27, 2018Updated 8 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆16Dec 26, 2023Updated 2 years ago
- ☆48Apr 1, 2026Updated 5 months ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- Mad intensive course from Moscow campus of intra42☆11Jul 3, 2022Updated 4 years ago
- ☆16Jan 9, 2022Updated 4 years ago
- run petalinux using docker tool☆29Feb 26, 2020Updated 6 years ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Aug 23, 2026Updated 2 weeks ago
- UVM-SystemC reference implementation☆22Aug 26, 2026Updated 2 weeks ago
- ☆19Feb 27, 2023Updated 3 years ago