serge0699 / synth_school_verif_tasks

Related projects: ⓘ

• chipdesignschool / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆30Updated 5 months ago
• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆30Updated 3 weeks ago
• MPSU / APS
  Методические материалы по разработке процессора архитектуры RISC-V
  ☆127Updated this week
• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆150Updated 11 months ago
• RomeoMe5 / DDLM
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆51Updated last year
• SergeyBalabaev / Elective-C-Programming-Language
  Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ
  ☆11Updated 3 months ago
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆157Updated 2 years ago
• chipdesignschool / basics-graphics-music
  FPGA exercise for beginners
  ☆20Updated 6 months ago
• EDAMC / DigitalDesignSchool
  DigitalDesignSchool2022/23 repository
  ☆19Updated last year
• MPSU / exAPS
  Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
  ☆94Updated 7 months ago
• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆62Updated this week
• NickolayTernovoy / risc-v_awesome_list
  ☆46Updated 2 years ago
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆41Updated 3 weeks ago
• DigitalDesignSchool / ce2020labs
  ChipEXPO 2020 Digital Design School Labs
  ☆35Updated last year
• syntacore / sc-bl
  Syntacore first stage bootloader
  ☆9Updated 2 years ago
• vlsiexcellence / Static-Timing-Analysis-Full-Course
  Static Timing Analysis Full Course
  ☆43Updated last year
• raysalemi / Python4RTLVerification
  ☆117Updated 2 years ago
• MPSU / OOP
  Object-oriented programming course
  ☆13Updated last year
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆129Updated 3 weeks ago
• AbhishekTaur / System-Verilog-Practice
  Repository for system verilog labs from cadence
  ☆9Updated 4 years ago
• OrsuVenkataKrishnaiah1235 / RTL-Coding
  "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"
  ☆14Updated last year
• maazm007 / vsdsquadron-mini-internship
  VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.
  ☆12Updated 4 months ago
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆111Updated 9 months ago
• AngeloJacobo / OpenLANE-Sky130-Physical-Design-Workshop
  Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130
  ☆46Updated 2 years ago
• hypernyan / eth_vlg
  ☆51Updated 2 years ago
• hurisson / pyuvm_primer
  Examples for using pyuvm
  ☆13Updated 3 months ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆66Updated 4 months ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆96Updated last month
• open-logic / open-logic
  Open Logic HDL Standard Library
  ☆206Updated this week
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆108Updated 3 years ago