serge0699 / synth_school_verif_tasksView external linksLinks
Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем
☆21Apr 11, 2025Updated 10 months ago
Alternatives and similar repositories for synth_school_verif_tasks
Users that are interested in synth_school_verif_tasks are comparing it to the libraries listed below
Sorting:
- FPGA exercise for beginners☆43Oct 13, 2025Updated 4 months ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆23Dec 5, 2024Updated last year
- SystemVerilog language-oriented exercises☆57Jan 30, 2026Updated 2 weeks ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Методические материалы курса "Практикум по ПЛИС"☆41Jun 9, 2025Updated 8 months ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆47Nov 7, 2025Updated 3 months ago
- human-in-the-loop HDL training tool☆40Feb 27, 2024Updated last year
- Учебные материалы Альянса RISC-V☆16Jun 30, 2025Updated 7 months ago
- Методические материалы по разработке процессора архитектуры RISC-V☆306Jan 14, 2026Updated last month
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆63Sep 15, 2023Updated 2 years ago
- FPGA exercise for beginners☆156Jan 19, 2026Updated 3 weeks ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆97Jan 27, 2024Updated 2 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆26Feb 2, 2026Updated last week
- SystemVerilog language-oriented exercises☆142Jan 30, 2026Updated 2 weeks ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 9 months ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆10Nov 2, 2020Updated 5 years ago
- ☆17Updated this week
- PYNQ-T9 repo. Use antminer t9 (with 1GbE) as PYNQ devboard.☆13Nov 7, 2024Updated last year
- STM32 Lib LCD1602 LCD2004 LCD0802 I2C or 4BIT☆14Aug 7, 2021Updated 4 years ago
- IPDBG☆13Aug 22, 2025Updated 5 months ago
- ☆46Sep 30, 2025Updated 4 months ago
- ☆11Jul 12, 2023Updated 2 years ago
- ☆18Feb 27, 2023Updated 2 years ago
- ☆14Dec 18, 2022Updated 3 years ago
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆14Dec 26, 2023Updated 2 years ago
- WinFilter graphical FIR filter design program☆19Aug 27, 2025Updated 5 months ago
- A carrier board for the ssd2828 and the LH154Q01 & VS035ZSM lcd panels☆17Dec 15, 2024Updated last year
- Simulation Foundations Book, in Russian☆17Nov 18, 2025Updated 2 months ago
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 4 years ago
- ESP32 SDR Based radio receiver☆28Jul 24, 2022Updated 3 years ago
- ☆15Jan 9, 2022Updated 4 years ago
- ready binary files of firmware and programs☆22Feb 5, 2026Updated last week