Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем
☆22Feb 28, 2026Updated last week
Alternatives and similar repositories for synth_school_verif_tasks
Users that are interested in synth_school_verif_tasks are comparing it to the libraries listed below
Sorting:
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆26Dec 5, 2024Updated last year
- SystemVerilog language-oriented exercises☆57Feb 17, 2026Updated 2 weeks ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Методические материалы курса "Практикум по ПЛИС"☆42Feb 27, 2026Updated last week
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆47Nov 7, 2025Updated 4 months ago
- human-in-the-loop HDL training tool☆43Feb 27, 2024Updated 2 years ago
- Учебные материалы Альянса RISC-V☆16Jun 30, 2025Updated 8 months ago
- Методические материалы по разработке процессора архитектуры RISC-V☆312Updated this week
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated last month
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- ☆33Feb 20, 2026Updated 2 weeks ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- A PCB based business card using open hardware and free software☆11Sep 10, 2024Updated last year
- stm32, freertos, lwip, tinyusb☆13Apr 13, 2024Updated last year
- ☆18Feb 11, 2026Updated 3 weeks ago
- PYNQ-T9 repo. Use antminer t9 (with 1GbE) as PYNQ devboard.☆13Nov 7, 2024Updated last year
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- IPDBG☆13Aug 22, 2025Updated 6 months ago
- ☆46Sep 30, 2025Updated 5 months ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- Mad intensive course from Moscow campus of intra42☆11Jul 3, 2022Updated 3 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- ☆18Feb 27, 2023Updated 3 years ago
- ☆14Dec 18, 2022Updated 3 years ago
- ☆17Nov 11, 2024Updated last year
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆14Dec 26, 2023Updated 2 years ago
- WinFilter graphical FIR filter design program☆19Aug 27, 2025Updated 6 months ago
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆19Dec 14, 2022Updated 3 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated last year
- TASCAM RC-10 remote control☆18Oct 22, 2016Updated 9 years ago
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- ☆15Jan 9, 2022Updated 4 years ago
- WEB Radio (eRadio - yoRadio) with ESP32S3 and ILI9488 TFT Display☆23Oct 27, 2024Updated last year
- ready binary files of firmware and programs☆22Feb 5, 2026Updated last month
- DY-SV17F (DY1703A) docs☆23Mar 8, 2022Updated 4 years ago