serge0699 / synth_school_verif_tasks

Related projects ⓘ

Alternatives and complementary repositories for synth_school_verif_tasks

• chipdesignschool / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆37Updated 2 weeks ago
• MPSU / APS
  Методические материалы по разработке процессора архитектуры RISC-V
  ☆153Updated this week
• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆32Updated 2 months ago
• SergeyBalabaev / Elective-C-Programming-Language
  Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ
  ☆11Updated 6 months ago
• MPSU / exAPS
  Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
  ☆93Updated 9 months ago
• chipdesignschool / basics-graphics-music
  FPGA exercise for beginners
  ☆30Updated 2 weeks ago
• MPSU / MIRISCV
  Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
  ☆11Updated 7 months ago
• RomeoMe5 / DDLM
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆53Updated last year
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆48Updated 2 weeks ago
• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆156Updated last week
• EDAMC / DigitalDesignSchool
  DigitalDesignSchool2022/23 repository
  ☆19Updated last year
• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆90Updated this week
• NickolayTernovoy / risc-v_awesome_list
  ☆47Updated 3 years ago
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆164Updated 2 years ago
• MPSU / OOP
  Object-oriented programming course
  ☆13Updated 2 months ago
• DigitalDesignSchool / ce2020labs
  ChipEXPO 2020 Digital Design School Labs
  ☆35Updated 2 years ago
• syntacore / sc-bl
  Syntacore first stage bootloader
  ☆9Updated 2 years ago
• raysalemi / Python4RTLVerification
  ☆120Updated 2 years ago
• vlsiexcellence / Static-Timing-Analysis-Full-Course
  Static Timing Analysis Full Course
  ☆43Updated last year
• hypernyan / eth_vlg
  ☆53Updated 2 years ago
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆136Updated 3 months ago
• viktor-prutyanov / drec-fpga-intro
  Материалы для курсов "Введение в проектирование на языке Verilog" (2024+), "Введение в FPGA и Verilog" (2018-2019)
  ☆92Updated 2 weeks ago
• johan92 / verilog-coding-style
  Verilog (SystemVerilog) coding style
  ☆40Updated 5 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆99Updated last week
• MahmouodMagdi / Clock-Domain-Crossing-Synchronizers
  Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…
  ☆45Updated 7 months ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆105Updated 2 months ago
• shubhi704 / APB-Protocol
  ☆36Updated 3 years ago
• miet-mpsu-dsp / labs
  Лабораторные работы по ЦОС (python)
  ☆8Updated 6 months ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆108Updated this week
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆114Updated 11 months ago