Alternatives and similar repositories for synth_school_verif_tasks

Users that are interested in synth_school_verif_tasks are comparing it to the libraries listed below

• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆45Updated 3 months ago
• MPSU / MIRISCV
  Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
  ☆21Updated 10 months ago
• chipdesignschool / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆50Updated 4 months ago
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆127Updated 4 months ago
• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆172Updated this week
• serge0699 / verif_elective_miet
  Репозиторий факультатива по функциональной верификации НИУ МИЭТ
  ☆13Updated last year
• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆137Updated this week
• EDAMC / DigitalDesignSchool
  DigitalDesignSchool2022/23 repository
  ☆20Updated 2 years ago
• RomeoMe5 / DDLM
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆60Updated 2 years ago
• NickolayTernovoy / risc-v_awesome_list
  ☆48Updated 3 years ago
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆183Updated 3 years ago
• vlsiexcellence / Static-Timing-Analysis-Full-Course
  Static Timing Analysis Full Course
  ☆62Updated 2 years ago
• MPSU / FPGA_pract
  Методические материалы курса "Практикум по ПЛИС"
  ☆39Updated 4 months ago
• lowRISC / ariane-ethernet
  open-source Ethenet media access controller for Ariane on Genesys-2
  ☆19Updated 6 years ago
• raysalemi / Python4RTLVerification
  ☆166Updated 3 years ago
• chipdesignschool / basics-graphics-music
  FPGA exercise for beginners
  ☆41Updated 2 weeks ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆127Updated 5 months ago
• mxg / topaz
  ☆26Updated last year
• MPSU / exAPS
  Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
  ☆95Updated last year
• MahmouodMagdi / Clock-Domain-Crossing-Synchronizers
  Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…
  ☆63Updated last year
• hypernyan / eth_vlg
  ☆74Updated 3 years ago
• mbits-mirafra / UVMCourse
  Structured UVM Course
  ☆51Updated last year
• RoaLogic / ahb3lite_interconnect
  AHB3-Lite Interconnect
  ☆95Updated last year
• accellera-official / uvm-core
  ☆98Updated last year
• yathAg / openroad_vsd_7nmContest
  ☆15Updated 2 years ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆150Updated 3 weeks ago
• psnjk / SimpleCache
  Simple cache design implementation in verilog
  ☆51Updated last year
• shariethernet / Physical-Design-with-OpenLANE-using-SKY130-PDK
  This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…
  ☆50Updated 4 years ago
• hanysalah / Design-Pattern-in-SV
  This repo is created to include illustrative examples on object oriented design pattern in SV
  ☆60Updated 2 years ago
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆159Updated last year