Alternatives and similar repositories for synth_school_verif_tasks:

Users that are interested in synth_school_verif_tasks are comparing it to the libraries listed below

• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆35Updated 2 months ago
• chipdesignschool / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆42Updated this week
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆71Updated this week
• MPSU / MIRISCV
  Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
  ☆14Updated 3 months ago
• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆102Updated last week
• chipdesignschool / basics-graphics-music
  FPGA exercise for beginners
  ☆35Updated last month
• EDAMC / DigitalDesignSchool
  DigitalDesignSchool2022/23 repository
  ☆19Updated 2 years ago
• NickolayTernovoy / risc-v_awesome_list
  ☆47Updated 3 years ago
• RISCV-Alliance-Education / RISCV-Curricula
  Учебные материалы Альянса RISC-V
  ☆12Updated 5 months ago
• RomeoMe5 / DDLM
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆54Updated last year
• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆160Updated 4 months ago
• SergeyBalabaev / Elective-C-Programming-Language
  Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ
  ☆13Updated last month
• MPSU / exAPS
  Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
  ☆93Updated last year
• FPGA-InsideOut / hdlgadgets
  human-in-the-loop HDL training tool
  ☆38Updated last year
• MPSU / FPGA_pract
  Методические материалы курса "Практикум по ПЛИС"
  ☆28Updated last week
• DigitalDesignSchool / ce2020labs
  ChipEXPO 2020 Digital Design School Labs
  ☆36Updated 2 years ago
• MPSU / APS
  Методические материалы по разработке процессора архитектуры RISC-V
  ☆187Updated this week
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆174Updated 2 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆114Updated last month
• vlsiexcellence / Static-Timing-Analysis-Full-Course
  Static Timing Analysis Full Course
  ☆52Updated 2 years ago
• dpretet / cdc
  Repository gathering basic modules for CDC purpose
  ☆53Updated 5 years ago
• MahmouodMagdi / Clock-Domain-Crossing-Synchronizers
  Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…
  ☆57Updated 11 months ago
• zhelnio / ahb_lite_sdram
  SDRAM controller for MIPSfpga+ system
  ☆23Updated 4 years ago
• lowRISC / ariane-ethernet
  open-source Ethenet media access controller for Ariane on Genesys-2
  ☆18Updated 5 years ago
• miet-mpsu-dsp / labs
  Лабораторные работы по ЦОС (python)
  ☆9Updated 11 months ago
• johan92 / verilog-coding-style
  Verilog (SystemVerilog) coding style
  ☆41Updated 6 years ago
• hypernyan / eth_vlg
  ☆61Updated 3 years ago
• vlotnik / uvm_sin_cos_table
  Contains source code for sin/cos table verification using UVM
  ☆20Updated 4 years ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆119Updated 2 weeks ago
• PyFPGA / HDLconv
  HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…
  ☆24Updated 3 weeks ago