CPU microarchitecture, step by step
☆207Nov 1, 2020Updated 5 years ago
Alternatives and similar repositories for schoolMIPS
Users that are interested in schoolMIPS are comparing it to the libraries listed below
Sorting:
- CPU microarchitecture, step by step☆187Jun 26, 2022Updated 3 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆112Jun 27, 2019Updated 6 years ago
- Digital Design Labs☆25Dec 21, 2018Updated 7 years ago
- ☆25May 20, 2020Updated 5 years ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆63Sep 15, 2023Updated 2 years ago
- Материалы для курсов по проектированию цифровых вычислительных систем☆101Updated this week
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 6 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Feb 20, 2026Updated 2 weeks ago
- MIPS CPU implemented in Verilog☆643Oct 3, 2017Updated 8 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- ChipEXPO 2020 Digital Design School Labs☆37Nov 11, 2022Updated 3 years ago
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 6 years ago
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 8 years ago
- MACS RTOS kernel repository☆35Jun 21, 2021Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆58Dec 31, 2019Updated 6 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- Cycle-accurate pre-silicon simulator of RISC-V and MIPS CPUs☆358Jun 11, 2022Updated 3 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆177Oct 28, 2025Updated 4 months ago
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 2 months ago
- ☆41Apr 4, 2021Updated 4 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- SPI core☆14Oct 25, 2019Updated 6 years ago
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆130Nov 13, 2019Updated 6 years ago
- Port of the original radio-86rk_SDRAM Altera DE1 code to the WXEDA board☆16Mar 13, 2015Updated 10 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,498Jan 7, 2026Updated last month
- Verilog implementation of a RISC-V core☆137Oct 11, 2018Updated 7 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 4 months ago
- All digital AM radio receiver implemented on the stm32l4-discovery board.☆21May 19, 2021Updated 4 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆26Dec 5, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,656Sep 18, 2021Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Feb 28, 2026Updated last week
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago