MIPSfpga/schoolMIPS external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

MIPSfpga/schoolMIPS

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/MIPSfpga/schoolMIPS)

Close

MIPSfpga / schoolMIPSView on GitHubMore

• External links
• Readme badge

CPU microarchitecture, step by step

☆210Nov 1, 2020Updated 5 years ago

Alternatives and similar repositories for schoolMIPS

Users that are interested in schoolMIPS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• MIPSfpga / mipsfpga-plus

  View on GitHub
  MIPSfpga+ allows loading programs via UART and has a switchable clock
  ☆113Jun 27, 2019Updated 7 years ago
• zhelnio / schoolRISCV

  View on GitHub
  CPU microarchitecture, step by step
  ☆191Jun 26, 2022Updated 4 years ago
• MIPSfpga / digital-design-lab-manual

  View on GitHub
  Digital Design Labs
  ☆25Dec 21, 2018Updated 7 years ago
• RomeoMe5 / DDLM

  View on GitHub
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆64Sep 15, 2023Updated 2 years ago
• stcmtk / fpga-webinar-2020

  View on GitHub
  ☆25May 20, 2020Updated 6 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• jmahler / mips-cpu

  View on GitHub
  MIPS CPU implemented in Verilog
  ☆651Oct 3, 2017Updated 8 years ago
• viktor-prutyanov / drec-fpga-intro

  View on GitHub
  Материалы для курсов по проектированию цифровых вычислительных систем
  ☆107Apr 23, 2026Updated 3 months ago
• raysalemi / fpgasimulation

  View on GitHub
  Example files for the book FPGA SIMULATION
  ☆23Apr 6, 2017Updated 9 years ago
• f32c / f32c

  View on GitHub
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆425Jul 10, 2026Updated 2 weeks ago
• aniketnk / circular-queue-verilog

  View on GitHub
  Implementation of a circular queue in hardware using verilog.
  ☆17Mar 22, 2019Updated 7 years ago
• DigitalDesignSchool / ce2020labs

  View on GitHub
  ChipEXPO 2020 Digital Design School Labs
  ☆39Nov 11, 2022Updated 3 years ago
• dpretet / cdc

  View on GitHub
  Repository gathering basic modules for CDC purpose
  ☆63Dec 31, 2019Updated 6 years ago
• Trinkle23897 / mips32-cpu

  View on GitHub
  奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）
  ☆131Nov 13, 2019Updated 6 years ago
• syntacore / scr1

  View on GitHub
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆991Nov 15, 2024Updated last year
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• Dmitriy0111 / nanoFOX

  View on GitHub
  A small RISC-V core (SystemVerilog)
  ☆33Aug 26, 2019Updated 6 years ago
• naominitel / amd2901

  View on GitHub
  An AMD am2901 4-bit ALU slice
  ☆10Feb 14, 2023Updated 3 years ago
• ZipCPU / wbspi

  View on GitHub
  A collection of SPI related cores
  ☆22Nov 12, 2024Updated last year
• FPGA-Systems / fpga-awesome-list

  View on GitHub
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆182Oct 28, 2025Updated 8 months ago
• ultraembedded / altor32

  View on GitHub
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆13Dec 17, 2015Updated 10 years ago
• ustb-owl / Uranus

  View on GitHub
  Uranus MIPS processor by MaxXing & USTB NSCSCC team
  ☆38Dec 14, 2019Updated 6 years ago
• sergev / ejtagproxy

  View on GitHub
  GDB interface utility for MIPS processors, including PIC32
  ☆27Sep 20, 2019Updated 6 years ago
• YosysHQ / picorv32

  View on GitHub
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆4,283Jun 27, 2024Updated 2 years ago
• MIR-LLC / macs-rtos

  View on GitHub
  MACS RTOS kernel repository
  ☆35Jun 21, 2021Updated 5 years ago
• Deploy open-source AI quickly and easily - Special Bonus Offer • Ad
  Runpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
• sehugg / fpga-examples

  View on GitHub
  FPGA examples for 8bitworkshop.com
  ☆30May 23, 2019Updated 7 years ago
• ZipCPU / zipcpu

  View on GitHub
  A small, light weight, RISC CPU soft core
  ☆1,569Dec 8, 2025Updated 7 months ago
• SpinalHDL / VexRiscv

  View on GitHub
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆3,205Feb 11, 2026Updated 5 months ago
• MIPT-ILab / mipt-mips

  View on GitHub
  Cycle-accurate pre-silicon simulator of RISC-V and MIPS CPUs
  ☆357Jun 11, 2022Updated 4 years ago
• olofk / simple_spi

  View on GitHub
  SPI core
  ☆14Oct 25, 2019Updated 6 years ago
• fpgacademy / DESim

  View on GitHub
  ☆47Apr 1, 2026Updated 3 months ago
• iDoka / GOST-28147-89

  View on GitHub
  Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher
  ☆17Feb 27, 2024Updated 2 years ago
• twatorowski / stm32l476-radio-receiver

  View on GitHub
  All digital AM radio receiver implemented on the stm32l4-discovery board.
  ☆20May 19, 2021Updated 5 years ago
• rsd-devel / rsd

  View on GitHub
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,190Jul 15, 2026Updated last week
• Managed Kubernetes at scale on DigitalOcean • Ad
  DigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
• olofk / serv

  View on GitHub
  SERV - The SErial RISC-V CPU
  ☆1,836Jul 10, 2026Updated 2 weeks ago
• PacoReinaCampo / MPSoC-DV

  View on GitHub
  Multi-Processor System on Chip verified with UVM/OSVVM/FV
  ☆37Jun 19, 2026Updated last month
• ultraembedded / riscv

  View on GitHub
  RISC-V CPU Core (RV32IM)
  ☆1,756Sep 18, 2021Updated 4 years ago
• bharathk005 / Verilog_projects

  View on GitHub
  HDMI + GPU-pipeline + FFT
  ☆14Mar 4, 2016Updated 10 years ago
• open-design / riscv-soc-cores

  View on GitHub
  ☆43May 3, 2026Updated 2 months ago
• bradgrantham / alice5

  View on GitHub
  SPIR-V fragment shader GPU core based on RISC-V
  ☆44May 26, 2021Updated 5 years ago
• tomverbeure / bscan_tools

  View on GitHub
  Various JTAG boundary scan tools
  ☆37Dec 1, 2020Updated 5 years ago