CPU microarchitecture, step by step
☆207Nov 1, 2020Updated 5 years ago
Alternatives and similar repositories for schoolMIPS
Users that are interested in schoolMIPS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CPU microarchitecture, step by step☆191Jun 26, 2022Updated 3 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆112Jun 27, 2019Updated 6 years ago
- Digital Design Labs☆25Dec 21, 2018Updated 7 years ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆64Sep 15, 2023Updated 2 years ago
- ☆25May 20, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Материалы для курсов по проектированию цифровых вычислительных систем☆103Apr 7, 2026Updated last week
- MIPS CPU implemented in Verilog☆645Oct 3, 2017Updated 8 years ago
- ChipEXPO 2020 Digital Design School Labs☆38Nov 11, 2022Updated 3 years ago
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 9 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆419Updated this week
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- Repository gathering basic modules for CDC purpose☆60Dec 31, 2019Updated 6 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆130Nov 13, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆976Nov 15, 2024Updated last year
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 6 years ago
- An AMD am2901 4-bit ALU slice☆10Feb 14, 2023Updated 3 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆180Oct 28, 2025Updated 5 months ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Dec 14, 2019Updated 6 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- A small, light weight, RISC CPU soft core☆1,536Dec 8, 2025Updated 4 months ago
- GDB interface utility for MIPS processors, including PIC32☆26Sep 20, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- MACS RTOS kernel repository☆35Jun 21, 2021Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- FPGA examples for 8bitworkshop.com☆30May 23, 2019Updated 6 years ago
- SPI core☆14Oct 25, 2019Updated 6 years ago
- ☆46Apr 1, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,779Feb 19, 2026Updated last month
- All digital AM radio receiver implemented on the stm32l4-discovery board.☆20May 19, 2021Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,698Sep 18, 2021Updated 4 years ago
- Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher☆17Feb 27, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,162Feb 21, 2026Updated last month
- ☆41Mar 15, 2026Updated last month
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Feb 28, 2026Updated last month
- Port of the original radio-86rk_SDRAM Altera DE1 code to the WXEDA board☆16Mar 13, 2015Updated 11 years ago
- Various HDL (Verilog) IP Cores☆889Jul 1, 2021Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,532Updated this week