Alternatives and similar repositories for schoolMIPS

Users that are interested in schoolMIPS are comparing it to the libraries listed below

• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆183Updated 3 years ago
• MIPSfpga / mipsfpga-plus
  MIPSfpga+ allows loading programs via UART and has a switchable clock
  ☆111Updated 6 years ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆129Updated 7 years ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆76Updated last year
• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆143Updated last week
• chsasank / ARM7
  Implemetation of pipelined ARM7TDMI processor in Verilog
  ☆90Updated 7 years ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆197Updated 3 years ago
• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆174Updated 3 weeks ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆150Updated 10 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆316Updated last year
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆246Updated last year
• leros-dev / leros
  A Tiny Processor Core
  ☆114Updated 4 months ago
• AleksandarKostovic / Riscy-SoC
  Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
  ☆81Updated 6 years ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆394Updated 5 months ago
• hamsternz / Rudi-RV32I
  A rudimental RISCV CPU supporting RV32I instructions, in VHDL
  ☆123Updated 5 years ago
• ZipCPU / vgasim
  A Video display simulator
  ☆174Updated 6 months ago
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆133Updated this week
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆219Updated 5 years ago
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆103Updated 4 years ago
• tommythorn / yarvi
  Yet Another RISC-V Implementation
  ☆99Updated last year
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆282Updated last year
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆160Updated 6 years ago
• rafaelcalcada / rvx
  RISC-V soft-core microcontroller for FPGA implementation
  ☆187Updated last month
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆99Updated 6 months ago
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆412Updated 2 weeks ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆171Updated 5 years ago
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆151Updated 5 years ago
• openrisc / or1200
  OpenRISC 1200 implementation
  ☆174Updated 10 years ago
• subbdue / systemverilog.io
  Code used in
  ☆198Updated 8 years ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆277Updated 5 years ago