Alternatives and similar repositories for schoolMIPS

Users that are interested in schoolMIPS are comparing it to the libraries listed below

• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆181Updated 3 years ago
• MIPSfpga / mipsfpga-plus
  MIPSfpga+ allows loading programs via UART and has a switchable clock
  ☆109Updated 6 years ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆121Updated 6 years ago
• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆120Updated 3 weeks ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆351Updated 3 weeks ago
• leros-dev / leros
  A Tiny Processor Core
  ☆110Updated last month
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆306Updated last year
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆192Updated 3 years ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆217Updated 4 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆145Updated 10 years ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆73Updated 8 months ago
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆142Updated 3 years ago
• ZipCPU / vgasim
  A Video display simulator
  ☆171Updated 2 months ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆277Updated 10 months ago
• subbdue / systemverilog.io
  Code used in
  ☆189Updated 8 years ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆240Updated 8 months ago
• AleksandarKostovic / Riscy-SoC
  Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
  ☆81Updated 5 years ago
• PulseRain / Reindeer
  PulseRain Reindeer - RISCV RV32I[M] Soft CPU
  ☆128Updated 5 years ago
• openrisc / or1200
  OpenRISC 1200 implementation
  ☆171Updated 9 years ago
• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆165Updated 8 months ago
• chsasank / ARM7
  Implemetation of pipelined ARM7TDMI processor in Verilog
  ☆90Updated 7 years ago
• IObundle / iob-soc
  RISC-V System on Chip Template
  ☆158Updated last month
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆137Updated 6 years ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆260Updated 2 months ago
• tommythorn / yarvi
  Yet Another RISC-V Implementation
  ☆96Updated 9 months ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆271Updated 4 years ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆229Updated 7 months ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆168Updated 4 years ago
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆119Updated 2 years ago
• onchipuis / mriscv
  A 32-bit Microcontroller featuring a RISC-V core
  ☆153Updated 7 years ago