MIPSfpga / schoolMIPS

Related projects ⓘ

Alternatives and complementary repositories for schoolMIPS

• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆164Updated 2 years ago
• MIPSfpga / mipsfpga-plus
  MIPSfpga+ allows loading programs via UART and has a switchable clock
  ☆103Updated 5 years ago
• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆90Updated this week
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆173Updated 2 years ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆288Updated 5 months ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆102Updated 6 years ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆199Updated 4 years ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆866Updated last week
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆271Updated this week
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆310Updated 2 years ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆68Updated last week
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆225Updated last week
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆263Updated 3 months ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆266Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆518Updated this week
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆259Updated 4 years ago
• jamieiles / uart
  Verilog UART
  ☆121Updated 11 years ago
• subbdue / systemverilog.io
  Code used in
  ☆174Updated 7 years ago
• SpinalHDL / NaxRiscv
  ☆269Updated last month
• onchipuis / mriscv
  A 32-bit Microcontroller featuring a RISC-V core
  ☆148Updated 6 years ago
• chsasank / ARM7
  Implemetation of pipelined ARM7TDMI processor in Verilog
  ☆82Updated 6 years ago
• Lampro-Mellon / LM-RISCV-DV
  An Open-Source Design and Verification Environment for RISC-V
  ☆76Updated 3 years ago
• leros-dev / leros
  A Tiny Processor Core
  ☆103Updated this week
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆161Updated 3 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆291Updated 2 months ago
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆124Updated 4 years ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆217Updated this week
• riscv-steel / riscv-steel
  RISC-V 32-bit microcontroller developed in Verilog
  ☆158Updated last month
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆89Updated 3 years ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆216Updated 2 weeks ago