zhelnio / ddecLinks
Digital Design Express Course
☆19Updated 6 years ago
Alternatives and similar repositories for ddec
Users that are interested in ddec are comparing it to the libraries listed below
Sorting:
- River Raid game on FPGA☆23Updated 8 years ago
- ☆23Updated 5 years ago
- Implementation of BESM-6 clone in Verilog☆45Updated 2 months ago
- DekatronPC - vacuum tube and cold-cathode tube based computer☆14Updated 3 months ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆25Updated last year
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆18Updated 3 years ago
- ☆14Updated last year
- Brainfuck PC computer extended BF++ utils☆10Updated 5 years ago
- Simulator of DISPAK operating system (BESM-6)☆18Updated last month
- Community version of FX-RTOS kernel☆29Updated last year
- Port of Amber ARM Core project to Marsohod2 platform☆13Updated 5 years ago
- Replica of MK-61 programmable calculator is based on a cycle-accurate model of legacy ICs running on a modern microcontroller.☆41Updated last year
- ☆29Updated 2 weeks ago
- Synthesis minecraft redstone schemes from verilog☆18Updated 6 years ago
- Лабораторные работы по ЦОС (python)☆9Updated last month
- A basic verilog driver for the TM1638 LED and key matrix chip☆17Updated 7 years ago
- Official EMU145 repository. Emulator of soviet 145ik13.☆10Updated 3 years ago
- Digital Design Labs☆24Updated 6 years ago
- DigitalDesignSchool2022/23 repository☆19Updated 2 years ago
- Курс "Операционные системы" для ИВТ☆9Updated 2 years ago
- FPGA miner on Marsohod3 board with Altera/Intel MAX10 FPGA chip, 50K LEs☆24Updated 5 years ago
- Простейшая VGA-видеокарта на Atmega168-20.☆9Updated 5 years ago
- ☆48Updated 3 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆16Updated last year
- ☆11Updated 2 years ago
- ☆12Updated 7 years ago
- Schemes of Elbrus processors architecture☆11Updated 3 years ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆59Updated last year
- A small RISC-V core (SystemVerilog)☆32Updated 5 years ago
- Benchmarks set written in C#, Java, PHP, JS, Python, Lua, Go☆22Updated 8 months ago