Alternatives and similar repositories for ddec

Users that are interested in ddec are comparing it to the libraries listed below

• ef-end-y / RiverRaidFPGA
  River Raid game on FPGA
  ☆25Updated 9 years ago
• stcmtk / fpga-webinar-2020
  ☆25Updated 5 years ago
• viktor-prutyanov / drec-fpga-intro
  Материалы для курсов по проектированию цифровых вычислительных систем
  ☆97Updated this week
• PavlenkoG / ECP5_PCIE_Analyzer
  ☆17Updated 2 years ago
• mkravch / fpga_lessons
  ☆32Updated 3 weeks ago
• montedalrymple / yrv
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆19Updated 4 years ago
• marsohod4you / Amber-Marsohod2
  Port of Amber ARM Core project to Marsohod2 platform
  ☆13Updated 5 years ago
• besm6 / mesm6
  Implementation of BESM-6 clone in Verilog
  ☆46Updated 7 months ago
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆183Updated 3 years ago
• sergev / mk-61
  Replica of MK-61 programmable calculator is based on a cycle-accurate model of legacy ICs running on a modern microcontroller.
  ☆43Updated last year
• EntityFX / anybench
  CPU Benchmarks Set
  ☆77Updated last year
• radiolok / brainfuckpc
  Von-Neumann 16-bit relay computer with Brainfuck++ instruction set
  ☆47Updated 6 years ago
• marsohod4you / btc-fpga-miner
  FPGA miner on Marsohod3 board with Altera/Intel MAX10 FPGA chip, 50K LEs
  ☆24Updated 5 years ago
• RomeoMe5 / DDLM
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆61Updated 2 years ago
• archlabo / Frix
  IBM PC Compatible SoC for a commercially available FPGA board
  ☆72Updated 9 years ago
• radiolok / dekatronpc
  DekatronPC - vacuum tube and cold-cathode tube based computer
  ☆15Updated 2 months ago
• sergev / vak-opensource
  Public sources and various open projects of my collection
  ☆63Updated this week
• Eremex / fxrtos-lite
  Community version of FX-RTOS kernel
  ☆29Updated 2 years ago
• afiskon / linux-kernel-modules
  Experiments with Linux kernel modules
  ☆11Updated 3 years ago
• johan92 / verilog-coding-style
  Verilog (SystemVerilog) coding style
  ☆42Updated 6 years ago
• yuri-panchul / yrv-plus
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆26Updated 2 years ago
• johan92 / yafpgatetris
  Yet Another Tetris on FPGA Implementation
  ☆38Updated 4 years ago
• ViacheslavMezentsev / demo-stm32-cmake
  stm32-cmake demo projects
  ☆16Updated 2 months ago
• NickolayTernovoy / risc-v_awesome_list
  ☆48Updated 4 years ago
• EDAMC / DigitalDesignSchool
  DigitalDesignSchool2022/23 repository
  ☆21Updated 2 years ago
• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆143Updated this week
• DigitalDesignSchool / ce2020labs
  ChipEXPO 2020 Digital Design School Labs
  ☆37Updated 3 years ago
• MIPSfpga / schoolMIPS
  CPU microarchitecture, step by step
  ☆203Updated 5 years ago
• MPSU / exAPS
  Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
  ☆95Updated last year
• besm6 / dispak
  Simulator of DISPAK operating system (BESM-6)
  ☆19Updated 6 months ago