RomeoMe5 / DDLM

Related projects ⓘ

Alternatives and complementary repositories for DDLM

• chipdesignschool / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆37Updated last week
• DigitalDesignSchool / ce2020labs
  ChipEXPO 2020 Digital Design School Labs
  ☆35Updated last year
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆164Updated 2 years ago
• EDAMC / DigitalDesignSchool
  DigitalDesignSchool2022/23 repository
  ☆19Updated last year
• MPSU / APS
  Методические материалы по разработке процессора архитектуры RISC-V
  ☆149Updated this week
• MPSU / exAPS
  Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
  ☆93Updated 9 months ago
• serge0699 / synth_school_verif_tasks
  Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем
  ☆14Updated 3 weeks ago
• chipdesignschool / basics-graphics-music
  FPGA exercise for beginners
  ☆30Updated last week
• NickolayTernovoy / risc-v_awesome_list
  ☆46Updated 3 years ago
• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆32Updated last month
• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆91Updated this week
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆46Updated last week
• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆153Updated last year
• viktor-prutyanov / drec-fpga-intro
  Материалы для курсов "Введение в проектирование на языке Verilog" (2024+), "Введение в FPGA и Verilog" (2018-2019)
  ☆92Updated this week
• MPSU / MIRISCV
  Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
  ☆11Updated 7 months ago
• johan92 / verilog-coding-style
  Verilog (SystemVerilog) coding style
  ☆39Updated 5 years ago
• SergeyBalabaev / Elective-C-Programming-Language
  Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ
  ☆11Updated 5 months ago
• MIPSfpga / digital-design-lab-manual
  Digital Design Labs
  ☆23Updated 5 years ago
• yuri-panchul / yrv-plus
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆21Updated last year
• MIPSfpga / schoolMIPS
  CPU microarchitecture, step by step
  ☆190Updated 4 years ago
• miet-mpsu-dsp / labs
  Лабораторные работы по ЦОС (python)
  ☆8Updated 6 months ago
• stcmtk / fpga-webinar-2020
  ☆23Updated 4 years ago
• MPSU / OOP
  Object-oriented programming course
  ☆13Updated last month
• Korogodin / NSLReport
  NavSysLab LaTeX report project for GOST 7.0.11, 7.32, 2.105 documents
  ☆39Updated 3 months ago
• syntacore / sc-bl
  Syntacore first stage bootloader
  ☆9Updated 2 years ago
• smirnovalnik / microprocessor-units-course
  ☆12Updated 2 weeks ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆68Updated last month
• fpgacademy / DESim
  ☆40Updated last year
• edosedgar / stm32f0_ARM
  Materials for the course "Embedded programming on STM32"
  ☆160Updated last year
• zhelnio / ahb_lite_sdram
  SDRAM controller for MIPSfpga+ system
  ☆20Updated 4 years ago