Alternatives and similar repositories for DDLM:

Users that are interested in DDLM are comparing it to the libraries listed below

• chipdesignschool / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆38Updated last month
• DigitalDesignSchool / ce2020labs
  ChipEXPO 2020 Digital Design School Labs
  ☆36Updated 2 years ago
• EDAMC / DigitalDesignSchool
  DigitalDesignSchool2022/23 repository
  ☆19Updated 2 years ago
• chipdesignschool / basics-graphics-music
  FPGA exercise for beginners
  ☆32Updated this week
• NickolayTernovoy / risc-v_awesome_list
  ☆47Updated 3 years ago
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆170Updated 2 years ago
• MPSU / exAPS
  Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
  ☆93Updated 11 months ago
• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆35Updated 3 months ago
• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆157Updated 2 months ago
• viktor-prutyanov / drec-fpga-intro
  Материалы для курсов "Введение в проектирование на языке Verilog" (2024+), "Введение в FPGA и Verilog" (2018-2019)
  ☆93Updated 2 months ago
• serge0699 / synth_school_verif_tasks
  Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем
  ☆15Updated 3 weeks ago
• MPSU / APS
  Методические материалы по разработке процессора архитектуры RISC-V
  ☆162Updated this week
• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆95Updated this week
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆58Updated 3 weeks ago
• MPSU / MIRISCV
  Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
  ☆12Updated last month
• johan92 / verilog-coding-style
  Verilog (SystemVerilog) coding style
  ☆40Updated 6 years ago
• SergeyBalabaev / Elective-C-Programming-Language
  Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ
  ☆11Updated 7 months ago
• MIPSfpga / digital-design-lab-manual
  Digital Design Labs
  ☆24Updated 6 years ago
• miet-mpsu-dsp / labs
  Лабораторные работы по ЦОС (python)
  ☆8Updated 8 months ago
• yuri-panchul / yrv-plus
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆24Updated last year
• MIPSfpga / schoolMIPS
  CPU microarchitecture, step by step
  ☆193Updated 4 years ago
• RISCV-Alliance-Education / RISCV-Curricula
  Учебные материалы Альянса RISC-V
  ☆9Updated 2 months ago
• edosedgar / stm32f0_ARM
  Materials for the course "Embedded programming on STM32"
  ☆164Updated last year
• stcmtk / fpga-webinar-2020
  ☆23Updated 4 years ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆70Updated 2 months ago
• astranome / Astra_S9_FPGA
  Astra_S9_FPGA is a Powerful DevBoard from used Antminer S9 Control Board
  ☆25Updated 4 months ago
• mkravch / fpga_lessons
  ☆23Updated last month
• FPGA-InsideOut / hdlgadgets
  human-in-the-loop HDL training tool
  ☆33Updated 10 months ago
• MIPSfpga / mipsfpga-plus
  MIPSfpga+ allows loading programs via UART and has a switchable clock
  ☆105Updated 5 years ago