yuri-panchul / basics-graphics-musicView external linksLinks
FPGA exercise for beginners
☆157Jan 19, 2026Updated 3 weeks ago
Alternatives and similar repositories for basics-graphics-music
Users that are interested in basics-graphics-music are comparing it to the libraries listed below
Sorting:
- SystemVerilog language-oriented exercises☆142Jan 30, 2026Updated 2 weeks ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆47Nov 7, 2025Updated 3 months ago
- SystemVerilog language-oriented exercises☆57Jan 30, 2026Updated 2 weeks ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆21Apr 11, 2025Updated 10 months ago
- FPGA exercise for beginners☆43Oct 13, 2025Updated 4 months ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆26Jul 31, 2023Updated 2 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 4 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- human-in-the-loop HDL training tool☆41Feb 27, 2024Updated last year
- ☆25Aug 4, 2024Updated last year
- CPU microarchitecture, step by step☆186Jun 26, 2022Updated 3 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- ☆14Apr 29, 2024Updated last year
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 9 months ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆19Aug 21, 2022Updated 3 years ago
- Методические материалы по разработке процессора архитектуры RISC-V☆308Feb 10, 2026Updated last week
- ☆20Jun 23, 2024Updated last year
- ☆13Apr 14, 2023Updated 2 years ago
- QuSoC demo projects and template☆24Jun 2, 2024Updated last year
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆35Nov 6, 2025Updated 3 months ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Updated this week
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆63Sep 15, 2023Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆483Updated this week
- This is a detailed SystemVerilog course☆137Mar 4, 2025Updated 11 months ago
- ☆14Mar 26, 2025Updated 10 months ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 8 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- ☆30Apr 1, 2017Updated 8 years ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆50May 3, 2016Updated 9 years ago
- Library of open source PDKs☆65Feb 3, 2026Updated 2 weeks ago
- SGMII☆13Jul 17, 2014Updated 11 years ago
- Verilog modules for software-defined radio.☆18Dec 31, 2012Updated 13 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 5 years ago