FPGA exercise for beginners
☆158Mar 8, 2026Updated last week
Alternatives and similar repositories for basics-graphics-music
Users that are interested in basics-graphics-music are comparing it to the libraries listed below
Sorting:
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆47Nov 7, 2025Updated 4 months ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Mar 7, 2026Updated last week
- SystemVerilog language-oriented exercises☆57Updated this week
- FPGA exercise for beginners☆44Oct 13, 2025Updated 5 months ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- CPU microarchitecture, step by step☆187Jun 26, 2022Updated 3 years ago
- Методические материалы по разработке процессора архитектуры RISC-V☆313Updated this week
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- ☆26Aug 4, 2024Updated last year
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 5 years ago
- A tool for modeling FSMs by VHDL or Verilog☆12Mar 12, 2026Updated last week
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆64Sep 15, 2023Updated 2 years ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆50May 3, 2016Updated 9 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- QuSoC demo projects and template☆24Mar 4, 2026Updated 2 weeks ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆502Updated this week
- HackerRank test solutions for FPGA engineer interview at Optiver☆15Jun 7, 2020Updated 5 years ago
- Архитектуры процессорны х систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆98Jan 27, 2024Updated 2 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆177Oct 28, 2025Updated 4 months ago
- ready binary files of firmware and programs☆22Mar 9, 2026Updated last week
- This is a detailed SystemVerilog course☆143Mar 4, 2025Updated last year
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 3 weeks ago
- Simple UVM testbench development using the uvmtb_template files☆23Jan 16, 2025Updated last year
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆14Nov 13, 2024Updated last year
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆14Dec 26, 2023Updated 2 years ago
- FPGA-Конструктор для сборки эвм ДВК и Электроника-60☆29Jul 13, 2025Updated 8 months ago
- FPGA based FM radio with traditional IF architecture and digital IQ demodulation☆22Oct 1, 2024Updated last year
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 2 years ago
- TM1638 driver for AVR (ATmega32), STM32 (HAL) and ESP32 (esp-idf)☆26May 15, 2024Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆966Nov 15, 2024Updated last year
- Library of open source PDKs☆68Mar 3, 2026Updated 2 weeks ago