yuri-panchul / basics-graphics-musicLinks
FPGA exercise for beginners
☆125Updated 2 weeks ago
Alternatives and similar repositories for basics-graphics-music
Users that are interested in basics-graphics-music are comparing it to the libraries listed below
Sorting:
- Полезные ресурсы по тематике FPGA / ПЛИС☆167Updated 9 months ago
- SystemVerilog language-oriented exercises☆110Updated 2 months ago
- CPU microarchitecture, step by step☆181Updated 3 years ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆43Updated last month
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆21Updated 4 months ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆59Updated last year
- ☆48Updated 3 years ago
- ☆99Updated last year
- SystemVerilog language-oriented exercises☆49Updated 2 months ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆19Updated 8 months ago
- CPU microarchitecture, step by step☆198Updated 4 years ago
- ☆43Updated 2 months ago
- FuseSoC standard core library☆147Updated 3 months ago
- open-source SDKs for the SCR1 core☆74Updated 9 months ago
- human-in-the-loop HDL training tool☆38Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆143Updated 4 years ago
- Control and Status Register map generator for HDL projects☆125Updated 3 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆404Updated this week
- A simple, basic, formally verified UART controller☆309Updated last year
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- Drawio => VHDL and Verilog☆57Updated last year
- Communication framework for RTL simulation and emulation.☆293Updated 2 weeks ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated last week
- Verilog UART☆178Updated 12 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆109Updated 6 years ago
- Example LED blinking project for your FPGA dev board of choice☆180Updated 2 weeks ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆13Updated last year