yuri-panchul / basics-graphics-music
FPGA exercise for beginners
☆106Updated this week
Alternatives and similar repositories for basics-graphics-music:
Users that are interested in basics-graphics-music are comparing it to the libraries listed below
- SystemVerilog language-oriented exercises☆75Updated this week
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆35Updated 2 months ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆160Updated 4 months ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схе м☆19Updated last week
- SystemVerilog language-oriented exercises☆42Updated this week
- CPU microarchitecture, step by step☆174Updated 2 years ago
- ☆47Updated 3 years ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆55Updated last year
- Control and Status Register map generator for HDL projects☆115Updated this week
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆87Updated 9 years ago
- ChipEXPO 2020 Digital Design School Labs☆36Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆329Updated this week
- FPGA exercise for beginners☆35Updated last month
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆159Updated this week
- ☆42Updated 2 weeks ago
- human-in-the-loop HDL training tool☆38Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆134Updated 3 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆25Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆101Updated 11 months ago
- ☆89Updated last year
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆117Updated 4 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆14Updated 3 months ago
- FuseSoC standard core library☆130Updated 2 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆58Updated 4 months ago
- Control and status register code generator toolchain☆119Updated 3 weeks ago
- DigitalDesignSchool2022/23 repository☆19Updated 2 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆172Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆62Updated 3 weeks ago
- A curated list of awesome resources for HDL design and verification☆146Updated last week
- Basic RISC-V Test SoC☆119Updated 5 years ago