Alternatives and similar repositories for basics-graphics-music

Users that are interested in basics-graphics-music are comparing it to the libraries listed below

• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆174Updated 3 weeks ago
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆132Updated 2 weeks ago
• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆45Updated last week
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆183Updated 3 years ago
• serge0699 / synth_school_verif_tasks
  Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем
  ☆22Updated 7 months ago
• chipdesignschool / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆52Updated 2 weeks ago
• RomeoMe5 / DDLM
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆61Updated 2 years ago
• NickolayTernovoy / risc-v_awesome_list
  ☆48Updated 4 years ago
• FPGA-InsideOut / hdlgadgets
  human-in-the-loop HDL training tool
  ☆40Updated last year
• HDLForBeginners / Examples
  ☆110Updated 2 years ago
• FPGA-Systems / drawio-hdl-builder
  Drawio => VHDL and Verilog
  ☆61Updated 2 years ago
• fpgacademy / DESim
  ☆44Updated last month
• MPSU / MIRISCV
  Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
  ☆23Updated 11 months ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆76Updated last year
• DigitalDesignSchool / ce2020labs
  ChipEXPO 2020 Digital Design School Labs
  ☆37Updated 3 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆316Updated last year
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆185Updated last year
• MIPSfpga / schoolMIPS
  CPU microarchitecture, step by step
  ☆203Updated 5 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆148Updated 5 months ago
• ZipCPU / eth10g
  10Gb Ethernet Switch
  ☆239Updated last month
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆435Updated last week
• AngeloJacobo / FPGA_Book_Experiments
  My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
  ☆155Updated 4 years ago
• serge0699 / verif_elective_miet
  Репозиторий факультатива по функциональной верификации НИУ МИЭТ
  ☆13Updated last year
• MPSU / FPGA_pract
  Методические материалы курса "Практикум по ПЛИС"
  ☆40Updated 5 months ago
• hell03end / verilog-uart
  Simple 8-bit UART realization on Verilog HDL.
  ☆110Updated last year
• MPSU / exAPS
  Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
  ☆95Updated last year
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆128Updated 5 months ago
• hamsternz / Rudi-RV32I
  A rudimental RISCV CPU supporting RV32I instructions, in VHDL
  ☆123Updated 5 years ago
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆303Updated this week
• hukenovs / intfftk
  Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…
  ☆87Updated 2 years ago