Alternatives and similar repositories for basics-graphics-music

Users that are interested in basics-graphics-music are comparing it to the libraries listed below

• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆84Updated last month
• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆36Updated 3 months ago
• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆163Updated 6 months ago
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆179Updated 2 years ago
• serge0699 / synth_school_verif_tasks
  Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем
  ☆19Updated last month
• chipdesignschool / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆44Updated last month
• NickolayTernovoy / risc-v_awesome_list
  ☆47Updated 3 years ago
• RomeoMe5 / DDLM
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆57Updated last year
• DigitalDesignSchool / ce2020labs
  ChipEXPO 2020 Digital Design School Labs
  ☆36Updated 2 years ago
• klyone / opencores-ip
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆95Updated 9 years ago
• fpgacademy / DESim
  ☆43Updated 3 weeks ago
• MPSU / MIRISCV
  Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
  ☆17Updated 5 months ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆116Updated this week
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆164Updated this week
• hell03end / verilog-uart
  Simple 8-bit UART realization on Verilog HDL.
  ☆102Updated last year
• EDAMC / DigitalDesignSchool
  DigitalDesignSchool2022/23 repository
  ☆19Updated 2 years ago
• FPGA-InsideOut / hdlgadgets
  human-in-the-loop HDL training tool
  ☆38Updated last year
• jamieiles / uart
  Verilog UART
  ☆163Updated 11 years ago
• HDLForBeginners / Examples
  ☆93Updated last year
• hypernyan / eth_vlg
  ☆68Updated 3 years ago
• chipdesignschool / basics-graphics-music
  FPGA exercise for beginners
  ☆35Updated 3 months ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆131Updated last week
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆74Updated 6 months ago
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆122Updated 6 years ago
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆91Updated 2 weeks ago
• johan92 / verilog-coding-style
  Verilog (SystemVerilog) coding style
  ☆41Updated 6 years ago
• serge0699 / verif_elective_miet
  Репозиторий факультатива по функциональной верификации НИУ МИЭТ
  ☆12Updated 8 months ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆215Updated last week
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆302Updated last year
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆90Updated 2 months ago