Alternatives and similar repositories for basics-graphics-music

Users that are interested in basics-graphics-music are comparing it to the libraries listed below

• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆127Updated 4 months ago
• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆171Updated 11 months ago
• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆44Updated 3 months ago
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆183Updated 3 years ago
• chipdesignschool / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆50Updated 4 months ago
• serge0699 / synth_school_verif_tasks
  Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем
  ☆22Updated 6 months ago
• NickolayTernovoy / risc-v_awesome_list
  ☆48Updated 3 years ago
• RomeoMe5 / DDLM
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆60Updated 2 years ago
• fpgacademy / DESim
  ☆44Updated last month
• FPGA-InsideOut / hdlgadgets
  human-in-the-loop HDL training tool
  ☆38Updated last year
• HDLForBeginners / Examples
  ☆106Updated 2 years ago
• EDAMC / DigitalDesignSchool
  DigitalDesignSchool2022/23 repository
  ☆20Updated 2 years ago
• MPSU / MIRISCV
  Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
  ☆21Updated 10 months ago
• MIPSfpga / schoolMIPS
  CPU microarchitecture, step by step
  ☆203Updated 4 years ago
• AngeloJacobo / FPGA_Book_Experiments
  My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
  ☆151Updated 4 years ago
• FPGA-Systems / drawio-hdl-builder
  Drawio => VHDL and Verilog
  ☆61Updated 2 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆147Updated 5 months ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆75Updated 11 months ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆98Updated this week
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆181Updated last year
• MIPSfpga / mipsfpga-plus
  MIPSfpga+ allows loading programs via UART and has a switchable clock
  ☆111Updated 6 years ago
• DigitalDesignSchool / ce2020labs
  ChipEXPO 2020 Digital Design School Labs
  ☆37Updated 2 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆127Updated 5 months ago
• chipdesignschool / basics-graphics-music
  FPGA exercise for beginners
  ☆41Updated 2 weeks ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆311Updated last year
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆185Updated 2 weeks ago
• serge0699 / verif_elective_miet
  Репозиторий факультатива по функциональной верификации НИУ МИЭТ
  ☆13Updated last year
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆301Updated this week
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆430Updated last week
• MPSU / FPGA_pract
  Методические материалы курса "Практикум по ПЛИС"
  ☆39Updated 4 months ago