FPGA exercise for beginners
☆181Jul 27, 2026Updated 2 weeks ago
Alternatives and similar repositories for basics-graphics-music
Users that are interested in basics-graphics-music are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language-oriented exercises☆175Jul 8, 2026Updated last month
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆53May 16, 2026Updated 2 months ago
- Laboratory course on RISC-V Processor Development☆349Jul 30, 2026Updated last week
- SystemVerilog language-oriented exercises☆61Jul 8, 2026Updated last month
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Методические материалы курса "Практикум по ПЛИС"☆50May 29, 2026Updated 2 months ago
- FPGA exercise for beginners☆46Oct 13, 2025Updated 9 months ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆25Mar 7, 2026Updated 5 months ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆29Sep 4, 2025Updated 11 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆28Jul 31, 2023Updated 3 years ago
- CPU microarchitecture, step by step☆192Jun 26, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated 2 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆20May 8, 2025Updated last year
- ☆14Apr 29, 2024Updated 2 years ago
- ☆15Apr 14, 2023Updated 3 years ago
- A tool for modeling FSMs by VHDL or Verilog☆14Aug 3, 2026Updated last week
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆32Dec 5, 2024Updated last year
- Полезные ресурсы по тематике FPGA / ПЛИС☆183Oct 28, 2025Updated 9 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆597Jul 19, 2026Updated 3 weeks ago
- ☆26Aug 4, 2024Updated 2 years ago
- Master-thesis-final☆20Oct 9, 2023Updated 2 years ago
- ☆25Jun 23, 2024Updated 2 years ago
- Collateral for the RK-XCKU5P-F V1.2 FPGA development board☆16Mar 12, 2026Updated 5 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- ChipEXPO 2020 Digital Design School Labs☆39Nov 11, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 5 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago