FPGA exercise for beginners
☆166Apr 25, 2026Updated this week
Alternatives and similar repositories for basics-graphics-music
Users that are interested in basics-graphics-music are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language-oriented exercises☆156Apr 2, 2026Updated 3 weeks ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆49Nov 7, 2025Updated 5 months ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Mar 7, 2026Updated last month
- SystemVerilog language-oriented exercises☆59Apr 2, 2026Updated 3 weeks ago
- FPGA exercise for beginners☆45Oct 13, 2025Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- CPU microarchitecture, step by step☆191Jun 26, 2022Updated 3 years ago
- Методические материалы по разработке процессора архитектуры RISC-V☆330Updated this week
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- ☆26Aug 4, 2024Updated last year
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated last year
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 5 years ago
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆22Aug 21, 2022Updated 3 years ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆64Sep 15, 2023Updated 2 years ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆50May 3, 2016Updated 9 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- QuSoC demo projects and template☆24Mar 4, 2026Updated last month
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆16Jun 7, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆525Updated this week
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆98Jan 27, 2024Updated 2 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- ready binary files of firmware and programs☆22Updated this week
- ☆15Mar 9, 2026Updated last month
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 5 months ago
- This is a detailed SystemVerilog course☆153Mar 4, 2025Updated last year
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆14Nov 13, 2024Updated last year
- Simple UVM testbench development using the uvmtb_template files☆24Jan 16, 2025Updated last year
- FPGA-Конструктор для сборки эвм ДВК и Электроника-60☆29Jul 13, 2025Updated 9 months ago
- FPGA based FM radio with traditional IF architecture and digital IQ demodulation☆22Oct 1, 2024Updated last year
- TM1638 driver for AVR (ATmega32), STM32 (HAL) and ESP32 (esp-idf)☆27May 15, 2024Updated last year
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆15Dec 26, 2023Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆978Nov 15, 2024Updated last year