Методические материалы по разработке процессора архитектуры RISC-V
☆313Mar 16, 2026Updated this week
Alternatives and similar repositories for APS
Users that are interested in APS are comparing it to the libraries listed below
Sorting:
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆98Jan 27, 2024Updated 2 years ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Mar 7, 2026Updated 2 weeks ago
- SystemVerilog language-oriented exercises☆57Updated this week
- Методические материалы курса "Практикум по ПЛИС"☆45Mar 14, 2026Updated last week
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- ☆48Nov 9, 2021Updated 4 years ago
- router guide in miet☆22Oct 5, 2025Updated 5 months ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆26Dec 5, 2024Updated last year
- Полезные ресурсы по тематике FPGA / ПЛИС☆177Oct 28, 2025Updated 4 months ago
- FPGA exercise for beginners☆159Mar 8, 2026Updated 2 weeks ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆64Sep 15, 2023Updated 2 years ago
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,190Feb 9, 2026Updated last month
- ☆11Jul 12, 2023Updated 2 years ago
- The operating system practical course 2019☆26Dec 10, 2023Updated 2 years ago
- Материалы для курсов по проектированию цифровых вычислительных систем☆103Mar 5, 2026Updated 2 weeks ago
- Lectures on Computer Architecture☆13Apr 11, 2022Updated 3 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated last year
- ☆46Sep 30, 2025Updated 5 months ago
- CPU microarchitecture, step by step☆187Jun 26, 2022Updated 3 years ago
- ChipEXPO 2020 Digital Design School Labs☆37Nov 11, 2022Updated 3 years ago
- ☆25May 20, 2020Updated 5 years ago
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆14Dec 26, 2023Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated last month
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- ☆46Mar 18, 2025Updated last year
- Static Timing Analysis Full Course☆65Jan 14, 2023Updated 3 years ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- Sources for studying STM32 microcontrollers.☆32May 29, 2025Updated 9 months ago
- Drawio => VHDL and Verilog☆61Oct 15, 2023Updated 2 years ago
- https://www.youtube.com/playlist?list=PLg-TCzdMe89bcte_r1NWgIocbGWdRq3DG☆89Apr 18, 2023Updated 2 years ago
- Материалы к серии роликов “Цифровая обработка сигналов”. Live-скрипты и файлы с данными для примеров, рассматриваемых в курсе.☆19Apr 11, 2019Updated 6 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆502Updated this week
- Hardware generation library based on "Kernel IP" (KIP) cores: programmable execution kernels inferred from microarchitectural templates☆32Oct 22, 2025Updated 5 months ago
- ☆18Sep 2, 2020Updated 5 years ago
- Repository gathering basic modules for CDC purpose☆59Dec 31, 2019Updated 6 years ago
- ☆14Feb 13, 2024Updated 2 years ago
- SystemVerilog UVM testbench example☆37May 8, 2024Updated last year