Laboratory course on RISC-V Processor Development
☆360Oct 31, 2026Updated this week
Alternatives and similar repositories for APS
Users that are interested in APS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Методические материалы курса "Практикум по ПЛИС"☆50May 29, 2026Updated 5 months ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆101Jan 27, 2024Updated 2 years ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆54Sep 20, 2026Updated last month
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆27Updated this week
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆24Oct 5, 2026Updated 3 weeks ago
- Репозиторий канала Verification For All☆16Oct 4, 2026Updated 3 weeks ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 3 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆34Dec 5, 2024Updated last year
- SystemVerilog language-oriented exercises☆77Jul 8, 2026Updated 3 months ago
- ☆50Nov 9, 2021Updated 4 years ago
- FPGA exercise for beginners☆204Updated this week
- FPGA exercise for beginners☆62Oct 10, 2026Updated 3 weeks ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆186Oct 28, 2025Updated last year
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- Материалы для курсов по проектированию цифровых вычислительных систем☆108Sep 26, 2026Updated last month
- router guide in miet☆28May 16, 2026Updated 5 months ago
- Учебные материалы Альянса RISC-V☆18Jun 30, 2025Updated last year
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 3 years ago
- CPU microarchitecture, step by step☆200Jun 26, 2022Updated 4 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆67Sep 15, 2023Updated 3 years ago
- SystemVerilog language-oriented exercises☆197Jul 8, 2026Updated 3 months ago
- ChipEXPO 2020 Digital Design School Labs☆39Nov 11, 2022Updated 3 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆28Jul 31, 2023Updated 3 years ago
- Materials for students☆24Oct 23, 2026Updated last week
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19Sep 6, 2026Updated last month
- A tool for creating HDL-Schematics☆10Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Материалы курса АКОС на ФПМИ☆351Sep 10, 2025Updated last year
- Lectures on Computer Architecture☆14Apr 11, 2022Updated 4 years ago
- ☆47Mar 18, 2025Updated last year
- C examples for graduate course on MIPT☆169Jan 12, 2026Updated 9 months ago
- 🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection☆72Oct 22, 2026Updated last week
- Static Timing Analysis Full Course☆78Jan 14, 2023Updated 3 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆657Updated this week