Alternatives and similar repositories for ce2020labs:

Users that are interested in ce2020labs are comparing it to the libraries listed below

• RomeoMe5 / DDLM
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆54Updated last year
• chipdesignschool / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆38Updated last month
• NickolayTernovoy / risc-v_awesome_list
  ☆47Updated 3 years ago
• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆157Updated 2 months ago
• EDAMC / DigitalDesignSchool
  DigitalDesignSchool2022/23 repository
  ☆19Updated 2 years ago
• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆35Updated 3 months ago
• chipdesignschool / basics-graphics-music
  FPGA exercise for beginners
  ☆32Updated this week
• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆95Updated this week
• serge0699 / synth_school_verif_tasks
  Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем
  ☆15Updated 3 weeks ago
• MPSU / exAPS
  Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
  ☆93Updated 11 months ago
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆170Updated 2 years ago
• MPSU / APS
  Методические материалы по разработке процессора архитектуры RISC-V
  ☆162Updated this week
• MPSU / MIRISCV
  Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
  ☆12Updated last month
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆58Updated 3 weeks ago
• johan92 / verilog-coding-style
  Verilog (SystemVerilog) coding style
  ☆40Updated 6 years ago
• viktor-prutyanov / drec-fpga-intro
  Материалы для курсов "Введение в проектирование на языке Verilog" (2024+), "Введение в FPGA и Verilog" (2018-2019)
  ☆93Updated 2 months ago
• yuri-panchul / yrv-plus
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆24Updated last year
• edosedgar / stm32f0_ARM
  Materials for the course "Embedded programming on STM32"
  ☆164Updated last year
• stcmtk / fpga-webinar-2020
  ☆23Updated 4 years ago
• MIPSfpga / digital-design-lab-manual
  Digital Design Labs
  ☆24Updated 6 years ago
• lekgolo167 / enxor-logic-analyzer
  FPGA Logic Analyzer and GUI
  ☆114Updated 2 years ago
• fpgacademy / DESim
  ☆41Updated last month
• LukiLeu / FPGA_ADC
  An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components
  ☆42Updated 3 years ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆70Updated 2 months ago
• Des333 / soc-fpga2sdram-test
  Testing FPGA2SDRAM interface on Altera Cyclone V SoC
  ☆13Updated 9 years ago
• RISCV-Alliance-Education / RISCV-Curricula
  Учебные материалы Альянса RISC-V
  ☆9Updated 2 months ago
• MIPSfpga / schoolMIPS
  CPU microarchitecture, step by step
  ☆193Updated 4 years ago
• HDLForBeginners / Examples
  ☆84Updated last year
• jxwleong / jtag-boundary-scan
  Using JTAG on STM32F103C8T6 to get device ID(IDCODE) and utilize other JTAG instructions such as BYPASS, EXTEST, SAMPLE/PRELOAD. Tera Ter…
  ☆34Updated last year
• vlotnik / uvm_sin_cos_table
  Contains source code for sin/cos table verification using UVM
  ☆20Updated 3 years ago