SystemVerilog language-oriented exercises
☆167Apr 2, 2026Updated 3 months ago
Alternatives and similar repositories for systemverilog-homework
Users that are interested in systemverilog-homework are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA exercise for beginners☆174Jun 25, 2026Updated last week
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆24Mar 7, 2026Updated 3 months ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆28Jul 31, 2023Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆56Jun 7, 2026Updated 3 weeks ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆64Sep 15, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆16May 6, 2026Updated 2 months ago
- RISC-V Infrastructure for AI Accelerators☆51Jun 13, 2026Updated 3 weeks ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- FPGA exercise for beginners☆46Oct 13, 2025Updated 8 months ago
- CPU microarchitecture, step by step☆191Jun 26, 2022Updated 4 years ago
- SystemVerilog language-oriented exercises☆60Apr 2, 2026Updated 3 months ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆52May 16, 2026Updated last month
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 4 months ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆27Feb 24, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆46Jul 11, 2025Updated 11 months ago
- Reference FPGA designs for interfacing with the internal ARM Cortex M3 MCU of the GW1NSR-4C, modified for use with boards like the Tang N…☆12Aug 13, 2022Updated 3 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆610Jan 3, 2026Updated 6 months ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆25Jan 24, 2026Updated 5 months ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 4 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆556Jun 26, 2026Updated last week
- This repo is created to include illustrative examples on object oriented design pattern in SV☆62Feb 25, 2023Updated 3 years ago
- Verilog/SystemVerilog Guide☆91Jan 4, 2024Updated 2 years ago
- Documentation for Chinese ALTERA Cyclone IV EP4CE6 FPGA Development Board☆34May 8, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Generic Register Interface (contains various adapters)☆140Updated this week
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 6 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆57Jun 23, 2026Updated last week
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆100Jan 27, 2024Updated 2 years ago
- Static Timing Analysis Full Course☆72Jan 14, 2023Updated 3 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated last year
- training labs and examples☆464Aug 1, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆30Aug 15, 2025Updated 10 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆72Apr 14, 2024Updated 2 years ago
- Complete tutorial code.☆24Apr 29, 2024Updated 2 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆15Apr 27, 2026Updated 2 months ago