yuri-panchul / systemverilog-homeworkView external linksLinks
SystemVerilog language-oriented exercises
☆142Jan 30, 2026Updated 2 weeks ago
Alternatives and similar repositories for systemverilog-homework
Users that are interested in systemverilog-homework are comparing it to the libraries listed below
Sorting:
- FPGA exercise for beginners☆157Jan 19, 2026Updated 3 weeks ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆21Apr 11, 2025Updated 10 months ago
- ☆14Mar 26, 2025Updated 10 months ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆63Sep 15, 2023Updated 2 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆26Jul 31, 2023Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 9 months ago
- CPU microarchitecture, step by step☆186Jun 26, 2022Updated 3 years ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 9 months ago
- System Verilog BootCamp☆25Jan 21, 2022Updated 4 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆43Aug 31, 2025Updated 5 months ago
- FPGA exercise for beginners☆43Oct 13, 2025Updated 4 months ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 3 months ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- Generic Register Interface (contains various adapters)☆136Updated this week
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- SystemVerilog file list pruner☆16Feb 10, 2026Updated last week
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- SystemVerilog language-oriented exercises☆57Jan 30, 2026Updated 2 weeks ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆41Jul 11, 2025Updated 7 months ago
- Summer School Week 1 & 2 repo☆11Jul 1, 2022Updated 3 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆49Updated this week
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated last month
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆13Sep 25, 2025Updated 4 months ago
- SGMII☆13Jul 17, 2014Updated 11 years ago
- Complete tutorial code.☆23Apr 29, 2024Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆483Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆591Jan 3, 2026Updated last month
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- IP Catalog for Raptor.☆17Dec 6, 2024Updated last year
- Documentation for Chinese ALTERA Cyclone IV EP4CE6 FPGA Development Board☆31May 8, 2022Updated 3 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Feb 25, 2023Updated 2 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- ☆33Oct 28, 2025Updated 3 months ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last week
- Static Timing Analysis Full Course☆64Jan 14, 2023Updated 3 years ago
- Filter builder tool☆18Apr 11, 2022Updated 3 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- Introductory course into static timing analysis (STA).☆99Jul 6, 2025Updated 7 months ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆97Jan 27, 2024Updated 2 years ago