iDoka / GOST-28147-89Links
Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher
☆17Updated last year
Alternatives and similar repositories for GOST-28147-89
Users that are interested in GOST-28147-89 are comparing it to the libraries listed below
Sorting:
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆127Updated 4 years ago
- ☆39Updated 4 years ago
- Digital FM Radio Receiver for FPGA☆64Updated 10 years ago
- SDRAM controller for MIPSfpga+ system☆24Updated 5 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Mastering FPGASIC Book☆18Updated 3 months ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
- Xilinx Virtual Cable Daemon☆124Updated 10 months ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆112Updated 9 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆56Updated 8 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆72Updated 8 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Updated 7 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆124Updated 3 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆72Updated 7 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆58Updated 2 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆110Updated 5 years ago
- FPGA based transmitter☆99Updated 8 years ago
- DPLL for phase-locking to 1PPS signal☆34Updated 9 years ago
- open-source SDKs for the SCR1 core☆77Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Updated 3 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆50Updated 9 years ago
- Testing FPGA2SDRAM interface on Altera Cyclone V SoC☆14Updated 10 years ago
- Small footprint and configurable JESD204B core☆50Updated 2 weeks ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆176Updated 3 months ago