iDoka / GOST-28147-89
Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher
☆14Updated 11 months ago
Alternatives and similar repositories for GOST-28147-89:
Users that are interested in GOST-28147-89 are comparing it to the libraries listed below
- Mastering FPGASIC Book☆18Updated 3 years ago
- Small footprint and configurable JESD204B core☆40Updated 3 weeks ago
- FPGA board-level debugging and reverse-engineering tool☆33Updated last year
- ☆36Updated 3 years ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆45Updated 8 years ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Updated 11 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆79Updated 2 years ago
- VHDL PCIe Transceiver☆26Updated 4 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆30Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆31Updated 7 months ago
- Cortex-M0 DesignStart Wrapper☆18Updated 5 years ago
- DPLL for phase-locking to 1PPS signal☆28Updated 8 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆32Updated this week
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆14Updated 2 months ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆53Updated 7 years ago
- Various JTAG boundary scan tools☆34Updated 4 years ago
- ☆17Updated 3 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆42Updated 3 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆91Updated 4 years ago
- Extensible FPGA control platform☆56Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated last year
- Contains source code for sin/cos table verification using UVM☆20Updated 3 years ago
- USB capture IP☆20Updated 4 years ago
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- Verilog FT245 to AXI stream interface☆28Updated 6 years ago