iDoka / GOST-28147-89Links
Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher
☆17Updated last year
Alternatives and similar repositories for GOST-28147-89
Users that are interested in GOST-28147-89 are comparing it to the libraries listed below
Sorting:
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- ☆39Updated 3 years ago
- Xilinx Virtual Cable Daemon☆125Updated 7 months ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆107Updated 5 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆123Updated 4 years ago
- Mastering FPGASIC Book☆18Updated last week
- Xilinx Virtual Cable Server for Raspberry Pi☆118Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- FPGA based transmitter☆99Updated 8 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆97Updated last year
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 9 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 8 years ago
- Testing FPGA2SDRAM interface on Altera Cyclone V SoC☆14Updated 10 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 9 years ago
- Verilog wishbone components☆120Updated last year
- FPGA exercise for beginners☆137Updated this week
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- uRV RISC-V core☆18Updated 10 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆69Updated 8 years ago
- Small footprint and configurable JESD204B core☆49Updated 2 weeks ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆49Updated 9 years ago
- SDRAM controller for MIPSfpga+ system☆24Updated 5 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆56Updated 8 years ago
- USB Full Speed PHY☆46Updated 5 years ago