iDoka / GOST-28147-89Links
Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher
☆15Updated last year
Alternatives and similar repositories for GOST-28147-89
Users that are interested in GOST-28147-89 are comparing it to the libraries listed below
Sorting:
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆120Updated 4 years ago
- Xlinix Kintex 7 based PCIE development board☆30Updated 2 years ago
- ☆39Updated 3 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆118Updated 3 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- FPGA based transmitter☆99Updated 8 years ago
- Xilinx Virtual Cable Daemon☆125Updated 7 months ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆106Updated 5 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- SDRAM controller for MIPSfpga+ system☆24Updated 4 years ago
- Testing FPGA2SDRAM interface on Altera Cyclone V SoC☆14Updated 10 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 8 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆33Updated last year
- Small footprint and configurable JESD204B core☆45Updated last week
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆169Updated 11 months ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆95Updated 4 years ago
- uRV RISC-V core☆18Updated 10 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago
- Mastering FPGASIC Book☆17Updated 3 years ago
- I2C Master Verilog module☆34Updated 4 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆174Updated last year
- ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!☆30Updated 4 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago